Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2015-January, Issue January, 2015, Pages 558-570

  Laurenzano, Michael A ^a   Zhang, Yunqi ^a   Tang, Lingjia ^a   Mars, Jason ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

cache; compiler; datacenter; dynamic compiler; optimization; resource sharing; warehouse scale computer

Indexed keywords

APPLICATION PROGRAMS; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COSINE TRANSFORMS; DYNAMICS; OPTIMIZATION; QUALITY OF SERVICE; SEMANTICS; WAREHOUSES;

CACHE; COMPILER; DATACENTER; DYNAMIC COMPILER; RESOURCE SHARING;

PROGRAM COMPILERS;

EID: 84937695642     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2014.21     Document Type: Conference Paper

References (52)

1. Miller, Rich, "The Billion Dollar Datacenter," http://www.datacenterknowledge.com/archives/2013/04/29/the-billion-dollar-data-centers/, 2013, Online; accessed 23-May-2014.
2. Metz, Cade, "Facebook Catapults $1.5 Billion Datacenter int Iowa," http://www.wired.com/2013/04/facebook-iowa-data-center/, Online; accessed 23-May-2014.
3. J. Mars and M. L. Soffa, "Synthesizing contention," in Workshop on Binary Instrumentation and Applications (WBIA), 2009.
4. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa, "Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations," in International Symposium on Microarchitecture (MICRO), 2011.
5. C. Delimitrou and C. Kozyrakis, "Paragon: Qos-aware scheduling for heterogeneous datacenters," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2013.
6. J. Mars and L. Tang, "Whare-map: heterogeneity in homogeneous warehouse-scale computers," in International Symposium on Computer Architecture (ISCA), 2013.
7. "Intel 64 and IA-32 Architectures Software Developers Manual. Volume 2: Instruction Set Reference AZ," http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html, 2014, Online; accessed 23-May-2014.
8. "ARMv8 Instruction Set Overview," http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.genc010197a/index.html, 2011, Online; accessed 23-May-2014.
9. H. Yang, A. Breslow, J. Mars, and L. Tang, "Bubble-flux: Precise online qos management for increased utilization in warehouse scale computers," in International Symposium on Computer Architecture (ISCA), 2013.
10. L. Tang, J. Mars, W. Wang, T. Dey, and M. L. Soffa, "Reqos: Reactive static/dynamic compilation for qos in warehouse scale computers," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2013.
11. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn, "Using os observations to improve performance in multicore systems," IEEE Micro, 2008.
12. Y. Jiang, K. Tian, and X. Shen, "Combining locality analysis with online proactive job co-scheduling in chip multiprocessors," in High Performance Embedded Architectures and Compilers (HiPEAC), 2010.
13. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multicore processors via scheduling," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
14. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in High Performance Computer Architecture (HPCA), 2008.
15. B. Bao and C. Ding, "Defensive loop tiling for shared cache," in Code Generation and Optimization (CGO), 2013.
16. S. W. Son, M. Kandemir, M. Karakoy, and D. Chakrabarti, "A compiler-directed data prefetching scheme for chip multiprocessors," in Principles and Practice of Parallel Programming (PPoPP), 2009.
17. L. Tang, J. Mars, and M. L. Soffa, "Compiling for niceness: Mitigating contention for qos in warehouse scale computers," in Code Generation and Optimization (CGO), 2012.
18. S. Rus, R. Ashok, and D. X. Li, "Automated locality optimization based on the reuse distance of string operations," in Code Generation and Optimization (CGO), 2011.
19. A. Sandberg, D. Eklöv, and E. Hagersten, "Reducing cache pollution through detection and elimination of non-temporal memory accesses," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2010.
20. K. Ebcioʇlu and E. R. Altman, "Daisy: Dynamic compilation for 100% architectural compatibility," in International Symposium on Computer Architecture (ISCA), 1997.
21. W. Cheng, Q. Zhao, B. Yu, and S. Hiroshige, "Tainttrace: Efficient flow tracing with dynamic binary rewriting," in IEEE Symposium on Computers and Communications (ISCC), 2006.
22. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: a transparent dynamic optimization system," in Programming Language Design and Implementation (PLDI), 2000.
23. M. J. Voss and R. Eigemann, "High-level adaptive program optimization with adapt," in Principles and Practices of Parallel Programming (PPoPP), 2001.
24. J. Lu, H. Chen, R. Fu, W.-C. Hsu, B. Othmer, P.-C. Yew, and D.-Y. Chen, "The performance of runtime data cache prefetching in a dynamic optimization system," in International Symposium on Microarchitecture (MICRO), 2003.
25. W.-K. Chen, S. Lerner, R. Chaiken, and D. M. Gillies, "Mojo: A dynamic optimization system," in Feedback-Directed and Dynamic Optimization (FDDO), 2000.
26. W. Zhang, B. Calder, and D. M. Tullsen, "An event-driven multithreaded dynamic optimization framework," in Parallel Architectures and Compilation Techniques (PACT), 2005.
27. A. Jimborean, P. Clauss, J.-F. Dollinger, V. Loechner, and J. M. M. Caamano, "Dynamic and speculative polyhedral parallelization using compiler-generated skeletons," International Journal of Parallel Programming, 2014.
28. B. Breech, A. Danalis, S. Shindo, and L. Pollock, "Online impact analysis via dynamic compilation technology," in International Conference on Software Maintenance (ICSM), 2004.
29. G. Ren, E. Tune, T. Moseley, Y. Shi, S. Rus, and R. Hundt, "Google-wide profiling: A continuous profiling infrastructure for data centers," IEEE Micro, 2010.
30. C. Lattner and V. Adve, "Llvm: A compilation framework for lifelong program analysis & transformation," in Code Generation and Optimization (CGO), 2004.
31. M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, "Clearing the clouds: a study of emerging scale-out workloads on modern hardware," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012.
32. J. L. Henning, "Spec cpu2006 benchmark descriptions," ACM SIGARCH Computer Architecture News, 2006.
33. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The parsec benchmark suite: Characterization and architectural implications," in Parallel Architectures and Compilation Techniques (PACT), 2008.
34. D. Bruening, T. Garnett, and S. Amarasinghe, "An infrastructure for adaptive dynamic optimization," in Code Generation and Optimization (CGO), 2003.
35. Y. Zhang, M. A. Laurenzano, J. Mars, and L. Tang, "Smite: Precise qos prediction on real system smt processors to improve utilization in warehouse scale computers," in International Symposium on Microarchitecture (MICRO), 2014.
36. H. Kasture and D. Sanchez, "Ubik: efficient cache sharing with strict qos for latency-critical workloads," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2014.
37. H. Cook, M. Moreto, S. Bird, K. Dao, D. A. Patterson, and K. Asanovic, "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness," in International Symposium on Computer Architecture (ISCA), 2013.
38. M. K. Qureshi and Y. N. Patt, "Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches," in International Symposium on Microarchitecture (MICRO), 2006.
39. D. Sanchez and C. Kozyrakis, "Vantage: scalable and efficient fine-grain cache partitioning," in International Symposium on Computer Architecture (ISCA), 2011.
40. X. Zhang, S. Dwarkadas, and K. Shen, "Towards practical page coloring-based multicore cache management," in European conference on Computer Systems (EuroSys), 2009.
41. L. Soares, D. Tam, and M. Stumm, "Reducing the harmful effects of last-level cache polluters with an os-level, softwareonly pollute buffer," in International Symposium on Microarchitecture (MICRO), 2008.
42. D. Tam, R. Azimi, L. Soares, and M. Stumm, "Managing shared l2 caches on multicore systems in software," in Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), 2007.
43. R. Fu, J. Lu, A. Zhai, and W.-C. Hsu, "A study of the performance potential for dynamic instruction hints selection," in Asia-Pacific Computer Systems Architecture Conference (ACSAC), 2006.
44. J. Mars and M. L. Soffa, "Mats: Multicore adaptive trace selection," in Workshop on Software Tools for MultiCore Systems (STMCS), 2008.
45. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, and M. L. Soffa, "Retargetable and reconfigurable software dynamic translation," in Code Generation and Optimization (CGO), 2003.
46. V. Chipounov and G. Candea, "Enabling sophisticated analyses of x86 binaries with revgen," in Dependable Systems and Networks (DSN), 2011.
47. M. A. Laurenzano, M. M. Tikir, L. Carrington, and A. Snavely, "Pebil: Efficient static binary instrumentation for linux," in Performance Analysis of Systems and Software (ISPASS), 2010.
48. S. Nanda, W. Li, L.-C. Lam, and T.-C. Chiueh, "Bird: Binary interpretation using runtime disassembly," in Code Generation and Optimization (CGO), 2006.
49. Q. Zhao, D. Bruening, and S. Amarasinghe, "Umbra: Efficient and scalable memory shadowing," in Code Generation and Optimization (CGO), 2010.
50. P. Feiner, A. D. Brown, and A. Goel, "Comprehensive kernel instrumentation via dynamic binary translation," in Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012.
51. L. A. Barroso, J. Clidaras, and U. Hölzle, "The datacenter as a computer: an introduction to the design of warehousescale machines, 2nd edition," Synthesis Lectures on Computer Architecture, 2013.
52. X. Zhang, E. Tune, R. Hagmann, R. Jnagal, V. Gokhale, and J. Wilkes, "Cpi2: Cpu performance isolation for shared compute clusters," in European Conference on Computer Systems (EuroSys), 2013.