Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2015-January, Issue January, 2015, Pages 471-483

  Jeloka, Supreet ^a   Das, Reetuparna ^a   Dreslinski, Ronald G ^a   Mudge, Trevor ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

3D Integration; Arbitration; High Radix Switch

Indexed keywords

COMPUTER ARCHITECTURE; INTEGRATION;

3-D INTEGRATION; ARBITRATION; AREA REDUCTION; DIFFERENT LAYERS; FULLY INTEGRATED; HIGH RADIX; LATENCY REDUCTION; SWITCHING FABRIC;

THREE DIMENSIONAL INTEGRATED CIRCUITS;

EID: 84937689360     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2014.45     Document Type: Conference Paper

References (32)

1. J. Howard, S. Dighe et al., "A 48-core ia-32 message-passing processor with dvfs in 45nm cmos," in ISSCC, 2010.
2. D. Wentzlaff, P. Griffin et al., "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, 2007.
3. S. Borkar, "Thousand core chips: a technology perspective," in DAC-44, 2007.
4. J. Kim, J. Balfour, and W. Dally, "Flattened butterfly topology for on-chip networks," in MICRO-40, 2007.
5. N. Abeyratne, R. Das et al., "Scaling towards kilo-core processors with asymmetric high-radix topologies," in HPCA-19, 2013.
6. D. Fick, R. G. Dreslinski et al., "Centip3de: A 3930dmips/w configurable near-threshold 3d stacked system with 64 arm cortex-m3 cores," in ISSCC, 2012.
7. D. Park, S. Eachempati et al., "MIRA: A Multilayered Interconnect Router Architecture," in ISCA-35, 2008.
8. F. Li, C. Nicopoulos et al., "Design and management of 3d chip multiprocessors using network-in-memory," in ISCA, 2006.
9. J. Kim, C. Nicopoulos et al., "A novel dimensionallydecomposed router for on-chip communication in 3D architectures," ISCA-34, 2007.
10. Y. Xu, Y. Du, B. Zhao, X. Zhou, Y. Zhang, and J. Yang, "A low-radix and low-diameter 3d interconnection network design," in HPCA, 2009.
11. S. Satpathy, K. Sewell et al., "A 4.5tb/s 3.4tb/s/w 64x64 switch fabric with self-updating least recently granted priority and quality of service arbitration in 45nm cmos," in ISSCC, 2012.
12. K. Sewell, R. Dreslinski et al., "Swizzle-switch networks for many-core systems," in JETCAS, 2012.
13. N. W. McKeown, Scheduling algorithms for input-queued cell switches, PhD Thesis, 1992.
14. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003.
15. S. Satpathy, R. Das, R. Dreslinski, D. Sylvester, T. Mudge, and D. Blaauw, "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service," in DAC-49, 2012.
16. "3D Integration: New Opportunities for Speed, Power and Performance," www.tezzaron.com/about/papers/Tezzaron-Presentation-CASS-020712-dist-2.pdf.
17. R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, "Application-aware prioritization mechanisms for on-chip networks," in MICRO-42, 2009.
18. H. Patil, R. Cohn et al., "Pinpointing representative portions of large intel itanium programs with dynamic instrumentation," in MICRO-37, 2004.
19. J. L. Henning, "Spec cpu2006 benchmark descriptions," in ACM SIGARCH Computer Architecture News 34.4, 2006.
20. J. Kim, W. J. Dally, and D. Abts, "Flattened butterfly: a costefficient topology for high-radix networks," in ISCA-34, 2007.
21. J. Kim, W. J. Dally, S. Scott, and D. Abts, "Technology-Driven, Highly-Scalable Dragonfly Topology," in 35th International Symposium on Computer Architecture (ISCA), 2008.
22. J. Kim, W. J. Dally, B. Towles, and A. K. Gupta, "Microarchitecture of a high-radix router," in ISCA-32, 2005.
23. S. Scott, D. Abts, J. Kim, and W. J. Dally, "The blackwidow high-radix clos network," in ISCA-33, 2006.
24. D. L. Lewis, S. Yalamanchili, and H.-H. Lee, "High performance non-blocking switch design in 3d die-stacking technology," in ISVLSI, 2009.
25. N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in Communications, IEEE Transactions on, 1999.
26. M. M. Lee, J. Kim, D. Abts, M. Marty, and J. W. Lee, "Probabilistic distance-based arbitration: Providing equality of service for many-core cmps," in MICRO-43, 2010.
27. D. Abts and D. Weisser, "Age-based packet arbitration in large-radix k-ary n-cubes," in SC, 2007.
28. H. J. Chao, C. Lam, and X. Guo, "A fast arbitration scheme for terabit packet switches," in GLOBECOM, 1999.
29. T. E. Anderson, S. S. Owicki, J. B. Saxe, and C. P. Thacker, "High-speed switch scheduling for local-area networks," in ACM Transactions on Computer Systems (TOCS), 1993.
30. D. N. Serpanos and P. Antoniadis, "Firm: A class of distributed scheduling algorithms for high-speed atm switches with multiple input queues," in INFOCOM, 2000.
31. N. McKeown, "The islip scheduling algorithm for inputqueued switches," Networking, IEEE/ACM Trans. on, 1999.
32. J. A. Jum, S. H. Byun, B. J. Ahn, S. Y. Nam, and D. K. Sung, "A two-dimensional scalable crossbar matrix switch architecture," in IEEE International Conf. on Communications, 2003.