-
1
-
-
0004072686
-
-
Cambridge, Mass.: Addison-Wesley
-
A.V. Aho, R. Sethi, and J.D. Ullman, Compilers: Principles. Techniques, and Tools. Cambridge, Mass.: Addison-Wesley, 1986.
-
(1986)
Compilers: Principles. Techniques, and Tools.
-
-
Aho, A.V.1
Sethi, R.2
Ullman, J.D.3
-
2
-
-
0007941219
-
A development environment for horizontal microcode
-
May
-
A. Aiken and A. Nicolau, “A development environment for horizontal microcode,” IEEE Trans. Software Engineering, pp. 584-594, May 1988.
-
(1988)
IEEE Trans. Software Engineering
, pp. 584-594
-
-
Aiken, A.1
Nicolau, A.2
-
3
-
-
0028375264
-
On the efficient engineering of ambitious program analysis
-
Feb.
-
J.D. Choi, R. Cytron, and J. Ferrante, “On the efficient engineering of ambitious program analysis,” IEEE Trans. Software Engineering, vol. 20, no. 2, pp. 105-114, Feb. 1994.
-
(1994)
IEEE Trans. Software Engineering
, vol.20
, Issue.2
, pp. 105-114
-
-
Choi, J.D.1
Cytron, R.2
Ferrante, J.3
-
4
-
-
0026243790
-
Efficiently computing static single assignment form and the control dependence graph
-
Oct.
-
R. Cytron, J. Ferrante, B.K. Rosen, M.N. Wegman, and F.K. Zadeck, “Efficiently computing static single assignment form and the control dependence graph,” ACM Trans. Programming Languages and Systems, vol. 13, pp. 451-490, Oct. 1991.
-
(1991)
ACM Trans. Programming Languages and Systems
, vol.13
, pp. 451-490
-
-
Cytron, R.1
Ferrante, J.2
Rosen, B.K.3
Wegman, M.N.4
Zadeck, F.K.5
-
5
-
-
0021785305
-
Timing constraints of real-time systems: Constructs for expressing them, method for validating them
-
Jan.
-
B. Dasarathy, “Timing constraints of real-time systems: Constructs for expressing them, method for validating them,” IEEE Trans. Software Engineering, vol. 11, no. 1, pp. 80-86, Jan. 1985.
-
(1985)
IEEE Trans. Software Engineering
, vol.11
, Issue.1
, pp. 80-86
-
-
Dasarathy, B.1
-
6
-
-
84961369893
-
A global resource-constrained parallelization technique
-
June
-
K. Ebcioglu and A. Nicolau, “A global resource-constrained parallelization technique,” Int'l Conf. on Supercomputing, pp. 154-163, June 1989.
-
(1989)
Int'l Conf. on Supercomputing
, pp. 154-163
-
-
Ebcioglu, K.1
Nicolau, A.2
-
8
-
-
0019596071
-
Trace scheduling: A technique for global microcode compaction
-
July
-
J.A. Fisher, “Trace scheduling: A technique for global microcode compaction,” IEEE Trans. on Computers, vol. 30, pp. 478-490, July 1981.
-
(1981)
IEEE Trans. on Computers
, vol.30
, pp. 478-490
-
-
Fisher, J.A.1
-
10
-
-
0027866983
-
Semantics-based compiler transformations for enhanced schedulability
-
Dec.
-
R. Gerber and S. Hong, “Semantics-based compiler transformations for enhanced schedulability,” Proc. IEEE Real-Time Systems Symp., pp. 232-242, Dec. 1993.
-
(1993)
Proc. IEEE Real-Time Systems Symp.
, pp. 232-242
-
-
Gerber, R.1
Hong, S.2
-
11
-
-
0003163975
-
Applying compiler techniques to scheduling in real-time systems
-
Dec.
-
P. Gopinath and R. Gupta. “Applying compiler techniques to scheduling in real-time systems,” Proc. IEEE Real-Time Systems Symp., pp. 247-256, Dec. 1990.
-
(1990)
Proc. IEEE Real-Time Systems Symp.
, pp. 247-256
-
-
Gopinath, P.1
Gupta, R.2
-
12
-
-
84880876231
-
A retargetable technique for predicting execution time
-
Dec.
-
M.G. Harmon, T.P. Baker, and D.B. Whalley, “A retargetable technique for predicting execution time,” Proc. IEEE Real-Time Systems Symp., pp. 68-77, Dec. 1992.
-
(1992)
Proc. IEEE Real-Time Systems Symp.
, pp. 68-77
-
-
Harmon, M.G.1
Baker, T.P.2
Whalley, D.B.3
-
13
-
-
0004209690
-
-
PhD thesis, Dept. of Computer Science, Rice Univ., May
-
P. Havlak. Interprocedural Symbolic Analysis, PhD thesis, Dept. of Computer Science, Rice Univ., May 1994.
-
(1994)
Interprocedural Symbolic Analysis
-
-
Havlak, P.1
-
14
-
-
33749880546
-
Scheduling with compiler transformations: The TCEL approach
-
May IEEE RTTC Real-Time Newsletter, vol. 9, no. 1/2, pp. 80–84
-
S. Hong and R. Gerber, “Scheduling with compiler transformations: The TCEL approach,” Proc. IEEE Workshop on Real-Time Operating Systems and Software, pp. 80-84., May 1993. IEEE RTTC Real-Time Newsletter, vol. 9, no. 1/2, pp. 80-84.
-
(1993)
Proc. IEEE Workshop on Real-Time Operating Systems and Software
, pp. 80-84
-
-
Hong, S.1
Gerber, R.2
-
15
-
-
84976766319
-
Object-oriented real-time language design: Constructs for timing constraints
-
Oct.
-
Y. Ishikawa, H. Tokuda, and C.W. Mercer, “Object-oriented real-time language design: Constructs for timing constraints,” Proc. OOPSLA 90, pp. 289-298, Oct. 1990.
-
(1990)
Proc. OOPSLA 90
, pp. 289-298
-
-
Ishikawa, Y.1
Tokuda, H.2
Mercer, C.W.3
-
16
-
-
0001625292
-
Safety analysis of timing properties in real-time systems
-
Sept.
-
F. Jahanian and Al Mok, “Safety analysis of timing properties in real-time systems,” IEEE Trans. Software Engineering, vol. 12, no. 9, pp. 890-904, Sept. 1986.
-
(1986)
IEEE Trans. Software Engineering
, vol.12
, Issue.9
, pp. 890-904
-
-
Jahanian, F.1
Mok, A.2
-
17
-
-
0026152804
-
Building flexible real-time systems using the Flex language
-
May
-
K.B. Kenny and K.-J. Lin, “Building flexible real-time systems using the Flex language,” Computer, pp. 70-78, May 1991.
-
(1991)
Computer
, pp. 70-78
-
-
Kenny, K.B.1
Lin, K.-J.2
-
18
-
-
0028336237
-
A process algebraic approach to the specification and analysis of resource-bound real-time systems
-
Jan.
-
I. Lee, P. Bremond-Gregoire, and R. Gerber, “A process algebraic approach to the specification and analysis of resource-bound real-time systems,” IEEE Proc., vol. 82, no. 1, Jan. 1994.
-
(1994)
IEEE Proc.
, vol.82
, Issue.1
-
-
Lee, I.1
Bremond-Gregoire, P.2
Gerber, R.3
-
20
-
-
0003039244
-
An accurate worst case timing analysis for risc processors
-
Dec.
-
S. Lira, Y. Bae, C. Jang, B. Rhee, S. Min, C. Park, H. Shin, K. Park, and C. Kim, “An accurate worst case timing analysis for risc processors,” Proc. IEEE Real-Time Systems Symp., pp. 97-108, Dec. 1994.
-
(1994)
Proc. IEEE Real-Time Systems Symp.
, pp. 97-108
-
-
Lira, S.1
Bae, Y.2
Jang, C.3
Rhee, B.4
Min, S.5
Park, C.6
Shin, H.7
Park, K.8
Kim, C.9
-
26
-
-
0027028425
-
Efficient superscalar performance through boosting
-
Oct.
-
M. Smith, M. Horowitz, and M. Lam, “Efficient superscalar performance through boosting,” Fifth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 248-259, Oct. 1992.
-
(1992)
Fifth Int'l Conf. Architectural Support for Programming Languages and Operating Systems
, pp. 248-259
-
-
Smith, M.1
Horowitz, M.2
Lam, M.3
-
27
-
-
0026376147
-
RTC: Language support for real-time concurrency
-
Dec.
-
V. Wolfe, S. Davidson, and I. Lee, “RTC: Language support for real-time concurrency,” Proc. IEEE Real-Time Systems Symp., pp. 43-52, Dec. 1991.
-
(1991)
Proc. IEEE Real-Time Systems Symp.
, pp. 43-52
-
-
Wolfe, V.1
Davidson, S.2
Lee, I.3
-
28
-
-
0027684495
-
Pipelined processors and worst case execution times
-
Oct.
-
N. Zhang, A. Burns, and M. Nicholson, “Pipelined processors and worst case execution times,” The J. of Real-Time Systems, vol. 5, no. 4, Oct. 1993.
-
(1993)
The J. of Real-Time Systems
, vol.5
, Issue.4
-
-
Zhang, N.1
Burns, A.2
Nicholson, M.3
|