A single chip 1024 bits RSA processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 434 LNCS, Issue , 1990, Pages 219-236

  Vandemeulebroecke, André ^a   Vanzieleghem, Etienne ^b   Denayer, Tony ^a   Jespers, Paul G A ^c  

^a Mietec NV ^*  (Belgium)

^b LUCENT TECHNOLOGIES   (United States)

^c UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

CARRY PROPAGATION; CMOS PROCESSS; CRYPTOGRAPHIC CHIP; DIVISION ALGORITHMS; FULL ADDERS; ITS APPLICATIONS; RSA PROCESSORS; SINGLE CHIPS;

CRYPTOGRAPHY;

EID: 84934495042     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46885-4_24     Document Type: Conference Paper

References (13)

1. I. Verbauwhede, F. Hoornaert, J. Vandewalle and H. de Man, "Security and performance optimization of a new DES data encryption chip," in Proc. ESSCIRC '87, pp 31-34, 1987.
2. W. Diffie, "The first ten years of public key cryptography", Proceedings of the IEEE, Vol. 76, N° 5, pp 560-577, May 1988.
3. S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Taniguchi and N. Takagi, "Design of high speed MOS multiplier and divider using redundant binary representation,” in Proc. of the 8th Symp. on Computer Arithmetic, IEEE, pp 80-86, 1987.
4. H. Edamatsu, T. Taniguchi, T. Nishiyama and S. Kuninobu, "A 33 MFlops floating point processor using redundant binary representation", in Proc. ISSCC 1988, pp 152-153, 1988.
5. R. L. Rivest, "A description of a single chip implementation of the RSA cipher", Lambda, Fourth Quarter 1980, pp 14-18.
6. Ph. Gallay and E. Depret, "A cryptography processor", in Proc. ISSCC 1988, pp 148-149, 1988.
7. D. B. Newman, J. K. Omura and R. L. Pickholtz, "Public key management for network security", IEEE Network Magazine, Vol. 1, N 2, pp 11-16, April 1987.
8. P. Ivey, A. Cox, J. H. Arbridge and J. Oldfield, "A single chip public key encryption subsystem", in Proc.ESSCIRC 1988, pp 241-242, 1988.
9. P. Ivey, A. Cox, J. H. Arbridge and J. Oldfield, "A single chip public key encryption subsystem", IEEE J. Solid-State Circuits, Vol. SC-24, N 4, pp. 1071-1075, June 1988.
10. A. Avizienis, "Signed-digit number representations for fast parallel arithmetic", IRE Trans. Electron. Computers, Vol. EC-10, pp 389-400, Sept. 1961.
11. K. Hwang, Computer Arithmetic Principles, Architecture and Design, John Wiley & Sons, 1979.
12. B. Ginetti, A. Vandemeulebroecke and P. Jespers, "RSD cyclic analog-to-digital converter," in Proc. 1988 Symposium on VLSI Circuits, Tokyo, Japan, 1988, pp 125-126.
13. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1985.