Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory

2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015

Volumn , Issue , 2015, Pages 101-112

  Kim, Jungrae ^a   Sullivan, Michael ^a   Erez, Mattan ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BAMBOO; BANDWIDTH; CODES (SYMBOLS); COMPUTER ARCHITECTURE; ERRORS; LARGE SCALE SYSTEMS; REDUNDANCY;

CORRECTING CODES; CORRECTION CAPABILITIES; ERROR PROTECTION; FINE GRANULARITY; MEMORY PROTECTION; MEMORY RELIABILITY; SILENT DATA CORRUPTIONS; STATE OF THE ART;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84934289102     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2015.7056025     Document Type: Conference Paper

References (45)

1. C. Wilkerson, A. R. Alameldeen, Z. Chishti, W. Wu, D. Somasekhar, and S.-l. Lu, "Reducing Cache Power with Low-Cost, Multi-Bit Error-Correcting Codes," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2010.
2. V. Sridharan and D. Liberty, "A Study of DRAM Failures in the Field," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), 2012.
3. V. Sridharan, J. Stearley, N. DeBardeleben, S. Blanchard, and S. Gurumurthi, "Feng Shui of Supercomputer Memory: Positional Effects in DRAM and SRAM Faults," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), November 2013.
4. B. Schroeder, E. Pinheiro, and W.-D. Weber, "DRAM Errors in the Wild: a Large-Scale Field Study," in Proceedings of the International Joint Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), 2009.
5. Wide I/O Single Data Rate (Wide I/O SDR), JESD229, Joint Electron Device Engineering Council, Dec. 2011.
6. Hybrid Memory Cube Specification 1. 0, Hybrid Memory Cube Consortium, 2013.
7. Hynix Semiconductor Inc., "Blazing A Trail to High Performance Graphics," http://sites. amd. com/us/Documents/TFE2011-006HYN. pdf, 2011.
8. Advanced Micro Devices (AMD), Inc., "BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors," Jan 2013.
9. Intel Corp., "Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability," 2011.
10. Hewlett-Packard, "How memory RAS technologies can enhance the uptime of HP ProLiant servers," 2013.
11. International Business Machines Corp. (IBM), "Chipkill Memory," http: //www-05. ibm. com/hu/termekismertetok/xseries/dn/chipkill. pdf, Tech. Rep., 2012.
12. J. Huh, D. Burger, and S. W. Keckler, "Exploring the design space of future CMPs," in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, 2001, pp. 199-210.
13. A. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. Jouppi, "Rethinking DRAM Design and Organization For Energy-Constrained Multi-Cores," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2010.
14. Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, "A case for exploiting subarray-level parallelism (salp) in dram," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2012.
15. DDR4 SDRAM STANDARD, JESD79-4, Joint Electron Device Engineering Council, Sep. 2012.
16. B. Giridhar, M. Cieslak, D. Duggal, R. Dreslinski, H. M. Chen, R. Patti, B. Hold, C. Chakrabarti, T. Mudge, and D. Blaauw, "Exploring DRAM Organizations for Energy-efficient and Resilient Exascale Memories," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), 2013, pp. 23:1-23:12.
17. X. Li, M. C. Huang, K. Shen, and L. Chu, "A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility," in Proceedings of the USENIX Annual Technical Conference (USENIX), 2010.
18. A. A. Hwang, I. A. Stefanovici, and B. Schroeder, "Cosmic Rays Don't Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design," in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012.
19. Graphics Double Data Rate (GDDR5) SGRAM Standard, JESD212B. 01, Joint Electron Device Engineering Council, Dec. 2013.
20. Low Power Double Data Rate 3 (LPDDR3), JESD209-3B, Joint Electron Device Engineering Council, Aug. 2013.
21. High Bandwidth Memory (HBM) DRAM, JESD235, Joint Electron Device Engineering Council, Oct. 2013.
22. Standard Performance Evaluation Corporation, "SPEC CPU 2006," 2006. . Available: http://www. spec. org/cpu2006
23. High Productivity Computing Systems (HPCS), "HPCchallenge benchmarks. ". Available: http://icl. cs. utk. edu/hpcc/hpcc-results. cgi
24. Fujitsu Technology Solutions, 2014. [Online]. Available: http://globalsp. ts. fujitsu. com/dmsp/Publications/public/wp-ivybridge-ex-memory-performance-ww-en. pdf
25. I. T. C. on Reali-Time Systems", "Terminology and Notations," http: //tcrts. org/education/terminology-and-notation/, 2014.
26. J. Chung, I. Lee, M. Sullivan, J. H. Ryoo, D. W. Kim, D. H. Yoon, L. Kaplan, and M. Erez, "Containment Domains: A Scalable, Efficient, and Flexible Resilience Scheme for Exascale Systems," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), 2012, pp. 58:1-58:11.
27. X. Jian, N. DeBardeleben, S. Blanchard, V. Sridharan, and R. Kumar, "Analyzing reliability of memory sub-systems with double-chipkill detect/correct," in Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing. IEEE, 2013, pp. 88-97.
28. D. Roberts and P. Nair, "FAULTSIM: A fast, configurable memory-resilience simulator," in The Memory Forum: In conjunction with ISCA, vol. 41.
29. Oracle Corp., "Oracle SPARC Server RAS Comparison. " [Online]. Available: http://www. oracle. com/us/products/servers-storage/servers/sparcenterprise/ sparc-ras-comparison-190946. pdf
30. T. J. Dell, "A white paper on the benefits of chipkill-correct ECC for PC server main memory," IBM Microelectronics Division, pp. 1-23, 1997.
31. I. Reed and G. Solomon, "Polynomial codes over certain finite fields," in J. Soc. for Industrial and Applied Math, 1960, pp. 300-304.
32. Sun Microsystems, Inc., "T2 core microarchitecture specification. " [Online]. Available: http://www. oracle. com/technetwork/systems/opensparc/t2-06-opensparct2-core-microarch-1537749. html
33. Advanced Micro Devices (AMD), Inc., "Kernel developer's guide for AMD NPT family 0Fh processors," 2007. [Online]. Available: http: //developer. amd. com/wordpress/media/2012/10/325591. pdf
34. Hewlett-Packard, "HP Advanced Memory Error Detection Technology," 2011.
35. M. T. Chapman, "Introducing IBM Enterprise X-Architecture Technology," Tech. Rep., 2001.
36. Hewlett-Packard, "Servers and Storage Technology for the Adaptive Infrastructure," 2006.
37. D. H. Yoon and M. Erez, "Virtualized and Flexible ECC for Main Memory," in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2010.
38. A. N. Udipi, N. Muralimanohar, R. Balasubramonian, A. Davis, and N. P. Jouppi, "LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems," in Proceedings of the International Symposium on Computer Architecture (ISCA), 2012, pp. 285-296.
39. X. Jian, H. Duwe, J. Sartori, V. Sridharan, and R. Kumar, "Low-power, low-storage-overhead chipkill correct via multi-line error correction," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC). ACM, 2013, p. 24.
40. Synopsys Inc., "Design Compiler I-2013. 12-SP5-2," September 2014.
41. Taiwan Semiconductor Manufacturing Company, "40nm CMOS Standard Cell Library v120b," 2009.
42. "The gem5 Simulator System: A Modular Platform for Computer System Architecture Research," http://www. gem5. org.
43. Micron Technology Co., "Calculating Memory System Power for DDR3," http://www. micron. com/-/media/Documents/Products/Technical% 20Note/DRAM/TN41-01DDR3-Power. pdf, 2007.
44. Samsung Electronics Co., "2Gb D-die DDR3 SDRAM," 2011.
45. Micron Technology Co., "Mobile LPDDR2 SDRAM," http: //www. micron. com, 2010.