Nanoscale MOS transistors: Semi-classical transport and applications

Nanoscale MOS Transistors: Semi-Classical Transport and Applications

Volumn , Issue , 2011, Pages 1-470

  Esseni, David ^a   Palestri, Pierpaolo ^a   Selmi, Luca ^a  

^a UNIVERSITY OF UDINE   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BALLISTICS; CRYSTAL ORIENTATION; LOGIC DESIGN;

CLASSICAL TRANSPORT; ENGINEERING STANDPOINT; GATE STACK MATERIALS; LOW FIELD MOBILITY; NANOSCALE MOS TRANSISTORS; NANOSCALE TRANSISTORS; PREDICTIVE CAPABILITIES; QUASI-BALLISTIC TRANSPORT;

NANOTECHNOLOGY;

EID: 84932184489     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1017/CBO9780511973857     Document Type: Book

References (564)

1. G. Moore, “Cramming more components onto integrated circuits, ” Electronics, vol. 38, no. 8, 1965.
2. R.H. Dennard, F.H. Gaensslen, L. Kuhn, et al., “Design of ion-implanted MOSFETs with very small physical dimensions, ” IEEE Journal of Solid State Circuits, vol. 9, pp. 256-268, 1974.
3. G. Baccarani, M.R. Wordeman, and R.H. Dennard, “Generalized scaling theory and its application to a 1/4 micrometer MOSFET design, ” IEEE Trans. on Electron Devices, vol. ED-31, pp. 452-462, 1984.
4. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices. Edinburgh: Cambridge University Press, 1998.
5. S. Selberherr, A. Schutz, and H. Potzl, “MINIMOS - A two dimensional MOS transistor analyzer, ” IEEE Journal of Solid State Circuits, vol. 15, no. 4, pp. 605-615, 1980.
6. E.M. Buturla, P.E. Cottrell, B.M. Grossman, and K.A. Salsburg, “Finite-element analysis of semiconductor devices: The FIELDAY program, ” IBM Journal of Research and Development, vol. 25, no. 4, pp. 218-231, 1981.
7. P. Ciampolini, A. Gnudi, R. Guerrieri, M. Rudan, and G. Baccarani, “Three-dimensional simulation of a narrow-width MOSFET, ” in Proc. European Solid State Device Res. Conf., pp. 413-416, 1987.
8. M. Thurner and S. Selberherr, “Comparison of long- and short-channelMOSFET's carried out by 3D-MINIMOS, ” in Proc. European Solid State Device Res. Conf., pp. 409-412, 1987.
9. W. Hansch and S. Selberherr, “MINIMOS 3: A MOSFET simulator that includes energy balance, ” IEEE Trans. on Electron Devices, vol. 34, no. 5, pp. 1074-1078, 1987.
10. International Technology Roadmap for Semiconductors. Public home page http://www. itrs.net.
11. D.J. Frank, R.H. Dennard, E. Nowak, et al., “Device scaling limits of Si MOSFETs and their application dependencies, ” Proc. of the IEEE, vol. 89, pp. 259-288, 2001.
12. E.J. Nowak, “Maintaining the benefits of CMOS scaling when scaling bogs down, ” IBM Journal of Research and Development, vol. 46, no. 2/3, pp. 169-180, 2002.
13. D.A. Buchanan, “Scaling the gate dielectric: materials, integration, and reliability, ” IBM Journal of Research and Development, vol. 43, no. 3, p. 245-264, 1999.
14. T. Sorsch, W. Timp, F. Baumann, et al., “Ultra-thin, 1.0-3.0 nm, gate oxides for high performance sub-100nm technology, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 222-223, 1998.
15. E.P. Gusev, H.-C. Lu, E.L. Garfunkel, T. Gustaffson, and M.L. Green, “Growth and characterization of ultrathin nitrided silicon oxide films, ” IBM Journal of Research and Development, vol. 43, pp. 265-285, 1999.
16. 2 and Si-O-N gate dielectric for silicon microelectronics: Understanding the processing, structure and physical and electrical limits, ” Journal of Applied Physics, vol. 90, pp. 2057-2122, 2001.
17. M. Togo, K. Watanabe, T. Yamamoto, et al., “Low-leakage and highly-reliable 1.5 nm SiON gate-dielectric using radical oxynitridation for sub-0.1 μm CMOS, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 116-117, 2000.
18. R. Chau, S. Datta, M. Doczy, J. Kavalieros, and M. Metz, “Gate dielectric scaling for high-performance CMOS: from SiO2 to high-k, ” in Extended Abstracts of International Workshop on Gate Insulator (IWGI), Tokyo, Japan, pp. 124-126, 2003.
19. K. Henson, R.J.P. Lander, M. Demand, et al., “45 nm nMOSFET with metal gate on thin SiON driving 1150 μA/μm and off-state of 10nA/μm, ” in IEEE IEDM Technical Digest, pp. 851-854, 2004.
20. R. Chau, J. Brask, S. Datta, et al., “Application of high-κ gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology, ” Microelectronic Engineering, vol. 80, pp. 1-6, 2005.
21. V.V. Zhirnov and R.K. Cavin III, “Scaling beyond CMOS: Turing-Heisenberg rapprochement, ” in Proc. European Solid State Device Res. Conf., pp. 16-22, 2009.
22. V. Zhirnov, R.K. Cavin III, J. Hutchby, and G. Bourianoff, “Limits to binary logic switch scaling - A Gedanken model, ” Proc. of the IEEE, vol. 91, pp. 1934-1939, 2003.
23. G. Cerofolini, “Realistic limits to computation. I. Physical limits, ” Applied Physics A, vol. 86, pp. 23-29, 2007.
24. G. Cerofolini, “Search for realistic limits to computation. II. The technological side, ” Applied Physics A, vol. 86, pp. 31-42, 2007.
25. S. Lloyd, “Ultimate physical limits to computation, ” Nature, vol. 406, pp. 1047-1054, 2000.
26. M. Houssa, L. Pantisano, L.-A. Ragnarsson, et al., “Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions, ” Materials Science and Engineering, R: Reports, vol. 51, no. 4-6, pp. 37-85, 2006.
27. M. Baklanov, M. Green, and K. Maex, Dielectric Films for Advanced Microelectronics. Wiley, 2007.
28. C.C. Hobbs, L. Fonseca, A. Knizhnik, et al., “Fermi-level pinning at the polysilicon/metal oxide interface, ” IEEE Trans. on Electron Devices, vol. 51, no. 6, pp. 971-977, 2004.
29. K. Shiraishi, H. Takeuchi, Y. Akasaka, et al., “Theory of Fermi level pinning of high-κ dielectrics, ” in Proc.SISPAD, pp. 306-313, 2006.
30. M. Fischetti, D. Neumayer, and E. Cartier, “Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high-κ insulator: The role of remote phonon scattering, ” Journal of Applied Physics, vol. 90, no. 9, pp. 4587-4608, 2001.
31. X. Garros, M. Cassé, G. Reimbold, et al., “Performance and reliability of advanced high-κ/metal gate stacks, ” Microelectronic Engineering, vol. 7-9, pp. 1609-1614, 2009.
32. A. Oates, “Reliability issues for high-κ gate dielectrics, ” in IEEE IEDM Technical Digest, pp. 923-926, 2003.
33. C. Fiegna, I. Iwai, T. Wada, et al., “Scaling the MOS transistor below 0.1μm: Methodology, device structures and technology requirements, ” IEEE Trans. on Electron Devices, p. 941-951, June 1994.
34. G. Shahidi, C. Anderson, B. Chappell, et al., “A room temperature 0.1 μm CMOS on SOI, ” IEEE Trans. on Electron Devices, vol. 41, no. 12, pp. 2405-2412, 1994.
35. G. Shahidi, “SOI technology for the GHz era, ” IBM Journal of Research and Development, vol. 46, no. 2/3, pp. 121-131, 2002.
36. M. Bruel, “Silicon on insulator material technology, ” Electronics Letters, vol. 31, p. 1201, 1995.
37. J.P. Colinge, Silicon on Insulator Technology: Materials to VLSI. New York: Kluwer Academic Publishing, 1990.
38. K. Uchida, J. Koga, R. Ohba, and S. Takagi, “Experimental evidences of quantummechanical effects on low-field mobility, gate-channel capacitance and threshold voltage of ultrathin body SOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 633-636, 2001.
39. K. Uchida, H. Watanabe, A. Kinoshita, et al., “Experimental study on carrier transport mechanisms in ultrathin-body SOI n-and p-MOSFETs with SOI thickness less than 5nm, ” in IEEE IEDM Technical Digest, pp. 47-50, 2002.
40. D. Esseni, M. Mastrapasqua, G. Celler, et al., “Low field electron and hole mobility of SOI transistors fabricated on ultra-thin silicon films for deep submicron technology application, ” IEEE Trans. on Electron Devices, p. 2842-2850, 2001.
41. D. Esseni, M. Mastrapasqua, G.K. Celler, et al., “An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate mode, ” IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 802-808, 2003.
42. B. Doris, M. Ieong, T. Kanarsky, et al., “Extreme scaling with ultra-thin Si channel MOSFETs, ” in IEEE IEDM Technical Digest, p. 267-270, 2002.
43. T. Ernst, S. Cristoloveanu, G. Ghibaudo, et al., “Ultimately thin double gate SOI MOSFETs, ” Microelectronic Engineering, vol. 50, no. 3, p. 830-838, 2003.
44. K. Uchida, R. Zednikand, C.H. Lu, et al., “Experimental study of biaxial and uniaxial strain effects on carrier mobility in bulk and ultrathin-body SOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 229-232, 2004.
45. C. Fenouillet-Beranger, S. Denorme, P. Perreau, et al., “FDSOI devices with thin box and ground plane integration for 32nm node and below, ” in Proc. European Solid State Device Res. Conf., pp. 206-209, 2008.
46. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Double-gate siliconon-insulator transistor with volume inversion: A new device with greatly enhanced performance, ” IEEE Electron Device Lett., vol. 8, pp. 410-412, 1987.
47. L. Chang, S. Tang, T.-J. King, J. Bokor, and C. Hu, “Gate length scaling and threshold voltage control of double-gate MOSFETs, ” in IEEE IEDM Technical Digest, pp. 719-722, 2000.
48. A. Amara and O. Rozeau, Planar Double Gate Transistor: From Technology to Circuit. Springer, 2009.
49. D. Hisamoto, W.C. Lee, J. Kedzierski, et al., “FinFET a self-aligned double-gate MOSFET scalable to 20 nm, ” IEEE Trans. on Electron Devices, vol. 47, no. 12, pp. 1320-1325, 2000.
50. T. Rudenko, V. Kilchytska, N. Collaert, et al., “Carrier mobility in undoped triplegate FinFET structures and limitations of its description in terms of top and sidewall channel mobilities, ” IEEE Trans. on Electron Devices, vol. 55, no. 12, pp. 3532-3541, 2008.
51. J. Welser, J.L. Hoyt, S. Takagi, and F. Gibbons, “Strain dependence of the performance enhancement in strained-Si n-MOSFETs, ” in IEEE IEDM Technical Digest, pp. 373-376, 1994.
52. K. Rim, J.L. Hoyt, and F. Gibbons, “Fabrication and analysis of deep submicron strained-Si n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 47, p. 1406, 2000.
53. T. Mizuno, N. Sugiyama, T. Tezuka, T. Numata, and S. Takagi, “High-performance strained-SOI CMOS devices using thin film SiGe-on-insulator technology, ” IEEE Trans. on Electron Devices, vol. 50, no. 4, pp. 988-994, 2003.
54. T. Mizuno, N. Sugiyama, T. Tezuka, et al., “[110]-surface strained-SOI CMOS devices, ” IEEE Trans. on Electron Devices, vol. 52, no. 3, pp. 367-374, 2005.
55. M. Yang, V.W.C. Chan, K.K. Chan, et al., “Hybrid-orientation technology (HOT): Opportunites and challenges, ” IEEE Trans. on Electron Devices, vol. 53, no. 5, pp. 965-978, 2006.
56. M. Horstmann, M. Wiatr, A. Wei, et al., “Advanced SOI CMOS transistor technology for high performance microprocessors, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 81-84, 2009.
57. N. Serra, F. Conzatti, D. Esseni, et al., “Experimental and physics based modeling assessment of strain induced mobility enhancement in FinFETs, ” in IEEE IEDM Technical Digest, pp. 71-74, 2009.
58. Q. Xiang, J.-S. Goo, J. Pan, et al., “Strained silicon NMOS with nickel-silicide metal gate, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 101-102, 2003.
59. F. Boeuf, F. Arnaud, M.T. Basso, et al., “A conventional 45 nm CMOS node lowcost platform for general purpose and low power applications, ” in IEEE IEDM Technical Digest, pp. 425-428, 2004.
60. A. Thean, D. Zhang, V. Vartanian, et al., “Strain-enhanced CMOS through novel processsubstrate stress hybridization of super-critically thick strained silicon directly on insulator (SC-SSOI), ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 130-131, 2006.
61. “International Technology Roadmap for Semiconductors: 2008 Update, ” 2008.
62. H. Iwai, “Roadmap for 22 nm and beyond, ” Microelectronic Engineering, vol. 86, no. 7-9, pp. 1520-1528, 2009.
63. 0.3As quantum well transistor on silicon substrate using thin (< 2μm) composite buffer architecture for high-speed and low-voltage (0.5 V) logic applications, ” in IEEE IEDM Technical Digest, pp. 625-628, 2007.
64. T. Krishnamohan and K. Saraswat, “High mobility Ge and III-V materials and novel device structures for high performance nanoscale MOSFETS, ” in Proc. European Solid State Device Res. Conf., pp. 38-46, 2008.
65. H.-Y. Yu, M. Kobayashi, W.S. Jung, et al., “High performance n-MOSFETs with novel source/drain on selectively grown Ge on Si for monolithic integration, ” in IEEE IEDM Technical Digest, pp. 685-688, 2009.
66. Y.I. Nissim, J.M. Moison, C. Licoppe, and G. Post, “High temperature LPCVD of dielectrics on III-V substrates for device appliclations, ” in Proc. European Solid State Device Res. Conf., pp. 173-176, 1989.
67. D.A.J. Moran, R.J.W. Hill, X. Li, et al., “Sub-micron, metal gate, high-κ dielectric, implant-free, enhancement-mode III-V MOSFETS, ” in Proc. European Solid State Device Res. Conf., pp. 466-469, 2007.
68. H.-S. Kim, I. Ok, M. Zhang, et al., “Germanium passivation for high-k dielectric III-V MOSFETs and temperature dependence of dielectric leakage current, ” in Device Research Conference, pp. 87-88, 2006.
69. 2/TiN gate stack, ” IEEE Trans. on Electron Devices, vol. 53, no. 3, pp. 449-455, 2006.
70. D. Kuzum, T. Krishnamohan, A.J. Pethe, et al., “Ge-interface engineering with ozone oxidation for low interface-state density, ” IEEE Electron Device Lett., vol. 29, no. 4, pp. 328-330, 2008.
71. T. Low, Y.T. Hou, M.F. Li, et al., “Investigation of performance limits of germanium double-gated MOSFETs, ” in IEEE IEDM Technical Digest, p. 691-694, 2003.
72. S.E. Laux, “Simulation study of Ge n-channel 7.5nm DGFETs of arbitrary crystallographic alignment, ” in IEEE IEDM Technical Digest, p. 135-138, 2004.
73. A. Rahman, G. Klimeck, and M. Lundstrom, “Novel channel materials for ballistic nanoscale MOSFETs: bandstructure effects, ” in IEEE IEDM Technical Digest, pp. 615-618, 2005.
74. A. Pethe, T. Krishnamohan, D. Kim, et al., “Investigation of the performance limits of III-V double-gate n-MOSFETs, ” in IEEE IEDM Technical Digest, pp. 619-622, 2005.
75. M. De Michielis, D. Esseni, and F. Driussi, “Analytical models for the insight into the use of alternative channel materials in ballistic nano-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 1, pp. 115-123, 2006.
76. M. Orlowski, C. Mazure, and M. Noell, “A novel elevated MOSFET source/drain structure, ” IEEE Electron Device Lett., vol. 12, no. 11, pp. 593-595, 1991.
77. S. Kimura, H. Noda, D. Hisamoto, and E. Takeda, “A 0.1 μm-gate elevated source and drain MOSFET fabricated by phase-shifted lithography, ” in IEEE IEDM Technical Digest, pp. 950-952, 2001.
78. F. Boeuf, T. Skotnicki, S. Monfray, et al., “16 nm planar NMOSFET manufacturable within state-of-the-art CMOS process thanks to specific design and optimisation, ” in IEEE IEDM Technical Digest, pp. 637-640, 2001.
79. A. Vandooren, A. Barr, L. Mathew, et al., “Fully-depleted SOI devices with TaSiN gate, HfO2 gate dielectric, and elevated source/drain extensions, ” IEEE Electron Device Lett., vol. 24, no. 5, pp. 342-344, 2003.
80. W. Jeamsaksiri, M. Jurczak, L. Grau, et al., “Gate-source-drain architecture impact on DC and RF performance of sub-100 nm elevated source/drain NMOS transistors, ” IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 610-617, 2003.
81. K.D. Seong, C.-M. Park, and J.C.S. Woo, “Advanced model and analysis for series resistance in sub-100 nm CMOS including poly-depletion and overlap doping gradient effect, ” in IEEE IEDM Technical Digest, pp. 723-726, 2000.
82. R. Gusmeroli, A. Spinelli, A. Pirovano, et al., “2D QM simulation and optimization of decanano non-overlapped MOS devices, ” in IEEE IEDM Technical Digest, pp. 225-228, 2003.
83. H. Wakabayashi, T. Tatsumi, N. Ikarashi, et al., “Improved sub-10 nm CMOS devices with elevated source/drain extensions by tunneling Si-selective-epitaxial-growth, ” in IEEE IEDM Technical Digest, pp. 145-148, 2005.
84. A. Kinoshita, Y. Tsuchiya, A. Yagishita, K. Uchida, and J. Koga, “Solution for highperformance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 168-169, 2004.
85. J.M. Larson and J.P. Snyder, “Overview and status of metal S/D Schottky-barrier MOSFET technology, ” IEEE Trans. on Electron Devices, vol. 53, no. 5, pp. 1048-1058, 2006.
86. H.S.Wong, “Beyond the conventional transistor, ” IBM Journal of Research and Development, vol. 46, no. 2/3, pp. 133-168, 2002.
87. G. Baccarani and M.R. Wordeman, “Transconductance degradation in thin oxide MOSFET's, ” IEEE Trans. on Electron Devices, vol. 30, pp. 1295-1304, 1983.
88. A. Pacelli, A.S. Spinelli, and L.M. Perron, “Carrier quantization at flat bands in MOS devices, ” IEEE Trans. on Electron Devices, vol. 46, no. 2, pp. 383-387, 1999.
89. A.S. Spinelli, A. Pacelli, and A.L. Lacaita, “Polysilicon quantization effects on the electrical properties of MOS transistors, ” IEEE Trans. on Electron Devices, vol. 47, no. 12, pp. 2366-2371, 2000.
90. M.S. Lundstrom, “Elementary scattering theory of the SiMOSFET, ” IEEE Electron Device Lett., vol. 18, no. 7, pp. 361-363, 1997.
91. M. Lundstrom and Z. Ren, “Essential physics of carrier transport in nanoscale MOSFETs, ” IEEE Trans. on Electron Devices, vol. 49, no. 1, pp. 133-141, 2002.
92. G. Timp, J. Bude, K.K. Bourdelle, et al., “The ballistic nano-transistor, ” in IEEE IEDM Technical Digest, p. 55, 1999.
93. P.M. Solomon and S.E. Laux, “The ballistic FET: Design, capacitance and speed limit, ” in IEEE IEDM Technical Digest, pp. 95-98, 2001.
94. P. Palestri, D. Esseni, S. Eminente, et al., “Understanding quasi-ballistic transport in nano-MOSFETs. Part I: Scattering in the channel and in the drain, ” IEEE Trans. on Electron Devices, vol. 52, no. 12, pp. 2727-2735, 2005.
95. H. Kawaura, T. Sakamoto, and T. Baba, “Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metaloxidesemiconductor fieldeffect transistors, ” Applied Physics Letters, vol. 76, no. 25, pp. 3810-3812, 2000.
96. J.Wang and M.S. Lundstrom, “Does source to drain tunneling limit the ultimate scaling of MOSFETs ?, ” in IEEE IEDM Technical Digest, pp. 707-710, 2002.
97. M. Bescond, J.L. Autran, D. Munteanu, N. Cavassilas, and M. Lannoo, “Atomicscale modeling of source-to-drain tunneling in ultimate Schottky barrier doublegate MOSFETs, ” in Proc. European Solid State Device Res. Conf., pp. 395-398, 2003.
98. J. Lolivier, X. Jehl, Q. Rafhay, et al., “Experimental characterization of source-to-drain tunneling in 10 nm SOI devices, ” in Proc. IEEE International SOI Conference, pp. 34-35, 2005.
99. K.C. Saraswat, C.O. Chui, D. Kim, T. Krishnamohan, and A. Pethe, “High mobility materials and novel device structures for high performance nanoscale MOSFETs, ” in IEEE IEDM Technical Digest, pp. 1-4, 2006.
100. off trade-off of alternative channel material MOSFETs, ” in International Semiconductor Device Research Symposium, pp. 1-2, 2007.
101. N. Ashkroft and N. Mermin, Solid State Physics. Philadelphia, PA: Sounders College, 1976.
102. W.A. Harrison, Solid State Theory. New York, NY: Dover, 1980.
103. R. Martin, Electronic Structure: Basic Theory and Practical Methods. Cambridge: Cambridge University Press, 2004.
104. S. Datta, Quantum Phenomena. Addison-Wesley Modular Series in Solid State Devices, New York: Addison-Wesley, 1989.
105. J.R. Chelikowsky and M.L. Cohen, “Nonlocal pseudopotential calculations for the electronic structure of eleven diamond and zinc-blende semiconductors, ” Phys. Rev. B, vol. 14, no. 2, pp. 556-582, 1976.
106. y substrates, ” Phys. Rev. B, vol. 48, no. 19, pp. 14276-14287, 1993.
107. L.R. Saravia and D. Brust, “Spin splitting and the ultraviolet absorption of Ge, ” Phys. Rev., vol. 176, p. 915, 1968.
108. E. Kane, “Energy band structure in P-type germanium and silicon, ” J. Phys. Chem. Solids., vol. 1, pp. 82-99, 1956.
109. J.M. Hinckley and J. Singh, “Influence of substrate composition and crystallographic orientation on the band structure of pseudomorphic Si-Ge alloy films, ” Phys. Rev. B, vol. 42, no. 6, p. 3546, 1990.
110. T. Manku and A. Nathan, “Valence energy-band structure for strained group-IV semiconductors, ” Journal of Applied Physics, vol. 73, no. 3, pp. 1205-1213, 1993.
111. M.V. Fischetti and S.E. Laux, “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys, ” Journal of Applied Physics, vol. 80, p. 2234, 1996.
112. P. Lawaetz, “Valence-band parameters in cubic semiconductors, ” Phys. Rev. B, vol. 4, pp. 3460-3467, Nov 1971.
113. M. Cardona and F.H. Pollak, “Energy-band structure of germanium and silicon: The k·p method, ” Phys. Rev., vol. 142, pp. 530-543, Feb 1966.
114. T.B. Bahder, “Eight-band k·p model of strained zinc-blende crystals, ” Phys. Rev. B, vol. 41, pp. 11992-12001, Jun 1990.
115. x alloys modeled with a first-principles-optimized full-zone k·p method, ” Phys. Rev. B, vol. 74, no. 19, pp. 195208-195228, 2006.
116. G. Dresselhaus, A.F. Kip, and C. Kittel, “Cyclotron resonance of electrons and holes in silicon and germanium crystals, ” Phys. Rev., vol. 98, p. 368, 1955.
117. C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials, ” Rev. Mod. Phys., vol. 55, pp. 645-705, 1983.
118. D. Esseni and P. Palestri, “Theory of the motion at the band crossing points in bulk semiconductor crystals and in inversion layers, ” Journal of Applied Physics, vol. 105, no. 5, pp. 053702-1-053702-11, 2009.
119. J.M. Luttinger andW. Kohn, “Motion of electrons and holes in perturbed fields, ” Phys. Rev., vol. 97, pp. 869-883, 1955.
120. J. Singh, Quantum Mechanics: Fundamentals and Applications to Technology. NewYork: Wiley Interscience, 1997.
121. M. Lundstrom, Fundamentals of Carrier Transport. New York: Addison-Wesley, 1990.
122. K. Hess, Advanced Theory of Semiconductor Devices. Piscataway, NJ: IEEE Press, 1999.
123. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices. Edinburgh: Cambridge University Press, 1998.
124. T. Ando, A. Fowler, and F. Stern, “Electronic properties of two-dimensional systems, ” Review of Modern Physics, vol. 54, pp. 437-673, 1982.
125. M. Ferrier, R. Clerc, G. Ghibaudo, F. Boeuf, and T. Skotnicki, “Analytical model for quantization on strained and unstrained bulk nMOSFET and its impact on quasi-ballistic current, ” Solid State Electronics, vol. 50, no. 1, pp. 69-77, 2006.
126. M.V. Fischetti and S.E. Laux, “Monte Carlo study of electron transport in silicon inversion layers, ” Phys. Rev. B, vol. 48, pp. 2244-2274, 1993.
127. D.K. Ferry and S.M. Goodnick, Transport in Nanostructures. Cambridge: Cambridge University Press, 1997.
128. C. Jungemann, A. Edmunds, and W.L. Engl, “Simulation of linear and nonlinear electron transport in homogeneous silicon inversion layers, ” Solid State Electronics, vol. 36, no. 11, pp. 1529-1540, 1993.
129. L. Lucci, P. Palestri, D. Esseni, L. Bergagnini, and L. Selmi, “Multi-subband Monte-Carlo study of transport, quantization and electron gas degeneration in ultra-thin SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 1156-1164, 2007.
130. M.V. Fischetti, Z. Ren, P.M. Solomon, M. Yang, and K. Rim, “Six-band k°up calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, ” Journal of Applied Physics, vol. 94, no. 2, pp. 1079-1095, 2003.
131. M. De Michielis, D. Esseni, and F. Driussi, “Analytical models for the insight into the use of alternative channel materials in ballistic nano-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 1, pp. 115-123, 2006.
132. M. De Michielis, D. Esseni, Y.L. Tsang, et al., “A semianalytical description of the hole band structure in inversion layers for the physically based modeling of pMOS transistors, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2164-2173, 2007.
133. E. Wang, P. Montagne, L. Shifren, et al., “Physics of hole tranport in strained silicon MOSFET inversion layers, ” IEEE Trans. on Electron Devices, vol. 53, no. 8, pp. 1840-1850, 2006.
134. E.O. Kane, “Energy band structure in p-type germanium and silicon, ” Journal of Phys. Chem. Solids, vol. 1, pp. 82-99, 1956.
135. A. Di Carlo, “Microscopic theory of nanostructured semiconductor devices: beyond the envelope-function approximation, ” Semiconductor Science Technology, vol. 18, pp. R1-R31, 2003.
136. G. Klimeck, S.S. Ahmed, H. Bae, et al., “Atomistic simulation of realistically sized nanodevices using NEMO 3D Part I: Models and benchmarks, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2079-2089, 2007.
137. G. Klimeck, S.S. Ahmed, H. Bae, et al., “Atomistic simulation of realistically sized nanodevices using NEMO 3D Part II: Applications, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2090-2099, 2007.
138. J.M. Luttinger andW. Kohn, “Motion of electrons and holes in perturbed fields, ” Phys. Rev., vol. 97, pp. 869-883, 1955.
139. D. Esseni and P. Palestri, “Linear combination of bulk bands method for investigating the low-dimensional electron gas in nanostructured devices, ” Phys. Rev. B, vol. 72, pp. 165342 (1-14), 2005.
140. D. Esseni and P. Palestri, “Full-band quantization analysis reveals a third valley in (001) silicon inversion layers, ” IEEE Electron Device Lett., vol. 26, no. 6, pp. 413-415, 2005.
141. J.R. Chelikowsky and M.L. Cohen, “Nonlocal pseudopotential calculations for the electronic structure of eleven diamond and zinc-blende semiconductors, ” Phys. Rev. B, vol. 14, no. 2, pp. 556-582, 1976.
142. J.-L.P.J. van der Steen, D. Esseni, P. Palestri, L. Selmi, and R.J.E. Hueting, “Validity of the parabolic Effective Mass Approximation in silicon and germanium n-MOSFETs with different crystal orientations, ” IEEE Trans. on Electron Devices, vol. 54, pp. 1843-1851, Aug. 2007.
143. V. Sverdlov, D. Esseni, O. Baumgartner, et al., “The linear combination of bulk bandsmethod for electron and hole subband calculations in strained silicon films and surface layers, ” in International Workshop on Computational Electronics, pp. 49-52, 2009.
144. J. Wang, A. Rahman, A. Ghosh, G. Klimeck, and M. Lundstrom, “On the validity of the parabolic effective-mass approximation for the I -V calculation of silicon nanowire transistors, ” IEEE Trans. on Electron Devices, vol. 52, no. 7, pp. 1589-1595, 2005.
145. A. Jeffrey, Handbook of Mathematical Formulas and Integrals. San Diego, CA: Academic Press, 2000.
146. A.G. Sabnis and J.T. Clemens, “Characterization of the electron mobility in the inverted 〈100〉 Si surface, ” in IEEE IEDM Technical Digest, pp. 18-21, 1979.
147. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion layer mobility in Si MOSFET's: Part 1-effects of substrate impurity concentration, ” IEEE Trans. on Electron Devices, vol. 41, pp. 2358-2362, 1994.
148. S.M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
149. A. Wettstein, A. Schenk, and W. Fichtner, “Simulation of direct tunneling through stacked gate dielectrics by a fully integrated 1D-Schrödinger-Poisson solver, ” in Proc.SISPAD, pp. 243-246, 1999.
150. B. Govoreanu, P. Blomme, M. Rosmeulen, J. Van Houdt, and K. De Meyer, “A model for tunneling current in multi-layer tunnel dielectrics, ” Solid State Electronics, vol. 47, no. 6, pp. 1045-1053, 2003.
151. T. Kauerauf, B. Govoreanu, R. Degraeve, G. Groeseneken, and H. Maes, “Scaling CMOS: Finding the gate stack with the lowest leakage current, ” Solid State Electronics, vol. 49, no. 5, pp. 695-701, 2005.
152. F. Driussi, S. Marcuzzi, P. Palestri, and L. Selmi, “Gate current in stacked dielectrics for advanced FLASH EEPROM cells, ” in Proc. European Solid State Device Res. Conf., pp. 317-320, 2005.
153. C. Bowen, C.L. Fernando, G. Klimeck, et al., “Physical oxide thickness extraction and verification using quantum mechanical simulation, ” in IEEE IEDM Technical Digest, pp. 869-872, 1997.
154. A. Ghetti, A. Hamad, P.J. Silverman, H. Vaidya, and N. Zhao, “Self-consistent simulation of quantization effects and tunneling current in ultra-thin gate oxide MOS devices, ” in Proc.SISPAD, pp. 239-242, 1999.
155. A. Dalla Serra, A. Abramo, P. Palestri, L. Selmi, and F. Widdershoven, “Closed- and openboundary models for gate-current calculation in n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 48, no. 8, pp. 1811-1815, 2001.
156. A. Pacelli, A.S. Spinelli, and L.M. Perron, “Carrier quantization at flat bands in MOS devices, ” IEEE Trans. on Electron Devices, vol. 46, no. 2, pp. 383-387, 1999.
157. A.S. Spinelli, A. Pacelli, and A.L. Lacaita, “Polysilicon quantization effects on the electrical properties of MOS transistors, ” IEEE Trans. on Electron Devices, vol. 47, no. 12, pp. 2366-2371, 2000.
158. S. Mudanai, L.F. Register, A.F. Tasch, and S.K. Banerjee, “Understanding the effects of wave function penetration on the inversion layer capacitance of nMOSFETs, ” IEEE Electron Device Lett., vol. 22, no. 3, p. 145, 2001.
159. A. Trellakis, T. Galick, A. Pacelli, and U. Ravaioli, “Iteration scheme for the solution of the two-dimensional Schrödinger-Poisson equations in quantum structures, ” Journal of Applied Physics, vol. 81, no. 12, 1997.
160. S. Datta, Quantum Phenomena. Addison-Wesley Modular Series in Solid State Devices, 1989.
161. D.K. Ferry, Quantum Mechanics — An Introduction for Device Physicists and Electrical Engineers. Institute of Physics publishing, 2001.
162. J. Bude, K. Hess, and G.J. Iafrate, “Impact ionization in semiconductors: effects of high electric fields and high scattering rates, ” Phys. Rev. B, vol. 45, pp. 10958-10964, 1992.
163. C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials, ” Rev. Mod. Phys., vol. 55, pp. 645-705, 1983.
164. M.V. Fischetti and S.E. Laux, “Monte Carlo study of electron transport in silicon inversion layers, ” Phys. Rev. B, vol. 48, pp. 2244-2274, Jul 1993.
165. C. Jungemann, A. Edmunds, and W.L. Engl, “Simulation of linear and nonlinear electron transport in homogeneous silicon inversion layers, ” Solid State Electronics, vol. 36, no. 11, pp. 1529-1540, 1993.
166. D.K. Ferry and S.M. Goodnick, Transport in Nanostructures. Cambridge: Cambridge University Press, 1997.
167. J.R. Chelikowsky and M.L. Cohen, “Nonlocal pseudopotential calculations for the electronic structure of eleven diamond and zinc-blende semiconductors, ” Phys. Rev. B, vol. 14, no. 2, pp. 556-582, 1976.
168. E.H. Nicollian and J.R. Brews, MOS Physics and Technology. New York: Wiley, 1983.
169. E.D. Siggia and P.C. Kwok, “Properties of electrons in semiconductor inversion layers with many occupied electric subbands. I. Screening and impurity scattering, ” Phys. Rev. B, vol. 2, no. 4, pp. 1024-1036, 1970.
170. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration, ” IEEE Trans. on Electron Devices, vol. 41, pp. 2357-2362, Dec 1994.
171. D. Esseni, M. Mastrapasqua, C. Fiegna, et al., “An experimental study of low field electron mobility in double-gate, ultra-thin SOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 445-448, 2001.
172. D. Esseni, M. Mastrapasqua, G.K. Celler, et al., “An experimental study of mobility enhancement in ultra-thin SOI transistors operated in double-gate mode, ” IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 802-808, 2003.
173. K. Uchida, H. Watanabe, A. Kinoshita, et al., “Experimental study on carrier transport mechanisms in ultrathin-body SOI n- and p-MOSFETs with SOI thickness less than 5nm, ” in IEEE IEDM Technical Digest, pp. 47-50, 2002.
174. P. Toniutti, D. Esseni, P. Palestri, and L. Selmi, “Failure of the scalar dielectric function approach for the screening modelling in double-gate SOIMOSFETs, ” IEEE Trans. on Electron Devices, vol. 57, 2010.
175. F. Stern and W.E. Howard, “Properties of semiconductor surface inversion layers in the electric quantum limit, ” Phys. Rev., vol. 163, no. 3, pp. 816-835, 1967.
176. K. Hess, “Impurity and phonon scattering in layered structures, ” Applied Physics Letters, vol. 35, no. 7, pp. 484-486, 1979.
177. x As/GaAs single-well heterostructures, ” Phys. Rev. B, vol. 33, no. 8, pp. 5595-5606, 1986.
178. F. Gamiz, J.A. Lopez-Villanueva, J.A. Jimenez-Tejada, I. Melchor, and A. Palma, “ A comprehensive model for Coulomb scattering in inversion layers, ” Journal of Applied Physics, vol. 75, no. 2, pp. 924-934, 1994.
179. L. Donetti, F. Gamiz, A. Godoy, and N. Rodriguez, “Fully self-consistent k·p solver and Monte Carlo simulator for hole inversion layers, ” in Proc. European Solid State Device Res. Conf., pp. 254-257, 2008.
180. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Modeling of hole inversion layer mobility in unstrained and uniaxially strained Si on arbitrarily oriented substrates, ” Proc. European Solid State Device Res. Conf., pp. 390-393, September 2007.
181. C. Alexander, G. Roy, and A. Asenov, “Random-dopant-induced drain current variation in nano-MOSFETs: A three-dimensional self-consistent Monte Carlo simulation study using ab initio ionized impurity scattering, ” IEEE Trans. on Electron Devices, vol. 55, no. 11, pp. 3251-3258, 2008.
182. T.H. Ning and C.T. Sah, “Theory of scattering in a nondegenerate-semiconductor-surface inversion layer by surface-oxide charges, ” Phys. Rev. B, vol. 6, no. 12, pp. 4605-4613, 1972.
183. A. Papoulis, Probability, Random Variables and Stochastic Processes. 3rd ed. New York: Mc Graw-Hill, 1991.
184. A. Jeffrey, Handbook of Mathematical Formulas and Integrals. San Diego, CA: Academic Press, 2000.
185. D. Esseni, “On the modeling of surface roughness limited mobility in SOI MOSFETs and its correlation to the transistor effective field, ” IEEE Trans. on Electron Devices, vol. 51, no. 3, pp. 394-401, 2004.
186. 2 interface, ” Phys. Rev. B, vol. 32, pp. 8171-8186, 1985.
187. R.E. Prange and T.-W. Nee, “Quantum spectroscopy of the low-field oscillations in the surface impedance, ” Phys. Rev. B, vol. 168, pp. 779-786, 1968.
188. T. Ando, “Screening effect and quantum transport in a silicon inversion layer in strong magnetic field, ” Journal of the Physical Society of Japan, vol. 43, no. 5, pp. 1616-1626, 1977.
189. S. Jin, M.V. Fischetti, and T.W. Tang, “Modeling of surface-roughness scattering in ultrathin-body SOI MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2191-2203, 2007.
190. T. Ishihara, K. Uchida, J. Koga, and S. Takagi, “Unified roughness scattering model incorporating scattering component induced by thickness fluctuations in silicon-on-insulator metal-oxide-semiconductor field-effect transistor, ” Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3125-3132, 2006.
191. A. Gold, “Electronic transport properties of a two-dimensional electron gas in a silicon quantum-well structure at low temperature, ” Phys. Rev. B, vol. 35, pp. 723-733, 1987.
192. M.V. Fischetti, Z. Ren, P.M. Solomon, M. Yang, and K. Rim, “Six-band k·p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, ” Journal of Applied Physics, vol. 94, no. 2, pp. 1079-1095, 2003.
193. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Physics-based modeling of hole inversion-layer mobility in strained-SiGe-on-insulator, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2174-2182, 2007.
194. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semiclassical modeling of quasiballistic hole transport in nanoscale pMOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
195. N. Ashkroft and N. Mermin, Solid State Physics. Philadelphia, PA: Sounders College, 1976.
196. C. Kittel, Introduction to Solid State Physics. New York: John Wiley and Sons, 1996.
197. A. Messiah, Quantum Mechanics. New York: Dover Publications, 1999.
198. A.T. Fromhold, Quantum Mechanics for Applied Physics and Engineering. New York: Dover Publications Inc., 1981.
199. J. Singh, Quantum Mechanics: Fundamentals and Applications to Technology. New York: Wiley Interscience, 1997.
200. D. Long, “Scattering of conduction electron by lattice vibrations in silicon, ” Phys. Rev., vol. 120, no. 6, pp. 2024-2032, 1960.
201. B.N. Brockhouse, “Lattice vibrations in silicon and germanium, ” Phys. Rev. Lett., vol. 2, no. 6, pp. 256-258, 1959.
202. M.V. Fischetti and S.E. Laux, “Monte Carlo analysis of electron transport in small semiconductor devices including band-structure and space-charge effects, ” Phys. Rev. B, vol. 38, p. 9721, 1988.
203. L. Lucci, P. Palestri, D. Esseni, L. Bergagnini, and L. Selmi, “Multisubband Monte Carlo study of transport, quantization, and electron-gas degeneration in ultrathin SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 1156-1164, May 2007.
204. B.K. Ridley, Quantum Processes in Semiconductors. Oxford: Oxford Science Publication, 1993.
205. M.V. Fischetti and S.E. Laux, “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys, ” Journal of Applied Physics, vol. 80, p. 2234, 1996.
206. W.A. Harrison, “Scattering of electrons by lattice vibrations in nonpolar crystals, ” Phys. Rev., vol. 104, no. 5, pp. 1281-1289, 1956.
207. B.R. Nag, Electron Transport in Compound Semiconductors. New York: Springer-Verlag, 1980.
208. C. Herring and E. Vogt, “Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering, ” Phys. Rev., vol. 101, p. 944, 1956.
209. F. Gamiz, J.A. Lopez-Villanueva, J.B. Roldan, J.E. Carceller, and P. Cartujo, “Monte Carlo simulation of electron transoprt properties in extremely thin SOI MOSFET's, ” IEEE Trans. on Electron Devices, vol. 45, no. 5, pp. 1122-1126, 1998.
210. M. Shoji and S. Horiguchi, “Electronic structures and phonon-limited electron mobility of double-gate silicon-on-insulator Si inversion layers, ” Journal of Applied Physics, vol. 85, no. 5, pp. 2722-2731, 1999.
211. D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, “Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 50, no. 12, pp. 2445-2455, 2003.
212. D. Esseni and A. Abramo, “Modeling of electron mobility degradation by remote Coulomb scattering in ultrathin oxide MOSFETs, ” IEEE Trans. on Electron Devices, vol. 50, pp. 1665-1674, July 2003.
213. G.L. Bir and G.E. Pikus, Symmetry and Strain Induced Effects in Semiconductors. New York: Wiley, 1974.
214. F.L. Madarasz and F. Szmulowicz, “Transition rates for acoustic-phono-hole scattering in p-type silicon with nonparabolic bands, ” Phys. Rev. B, vol. 24, no. 8, pp. 4611-4622, 1981.
215. F. Szmulowicz and F.L. Madarasz, “Angular dependence of hole-acoustic-phonon transition rates in silicon, ” Phys. Rev. B, vol. 26, no. 4, pp. 2101-2112, 1982.
216. F. Szmulowicz, “Calculation of optical- and acoustic-phonon-limited conductivity and Hall mobilities for p-type silicon and germanium, ” Phys. Rev. B, vol. 28, no. 10, pp. 5943-5963, 1983.
217. F. Szmulowicz, “Calculation of the mobility and the Hall factor for doped p-type silicon, ” Phys. Rev. B, vol. 34, no. 6, pp. 4031-4047, 1986.
218. R. Oberhuber, G. Zandler, and P. Vogl, “Subband structure and mobility of two-dimensional holes in strained Si/SiGe MOSFETs, ” Phys. Rev. B, vol. 58, no. 15, pp. 9941-9948, 1998.
219. E. Wang, P. Montagne, L. Shifren, et al., “Physics of hole tranport in strained silicon MOSFET inversion layers, ” IEEE Trans. on Electron Devices, vol. 53, no. 8, pp. 1840-1850, 2006.
220. M. Lax and J.J. Hopfield, “Selection rules connecting different points in the Brillouin zone, ” Phys. Rev. B, vol. 124, no. 1, pp. 115-123, 1961.
221. D.K. Ferry, “First order optical and intervalley scattering in semiconductors, ” Phys. Rev. B, vol. 14, no. 4, pp. 1605-1609, 1976.
222. D.K. Ferry, Semiconductors. New York: Macmillan, 1991.
223. M.J. Ziman, Electrons and Phonons. Oxford: Clarendon, 1960.
224. M.A. Stroscio andM. Dutta, Phonons in Nanostructures. Cambridge: Cambridge University Press, 2001.
225. L. Donetti, F. Gamiz, J.B. Roldan, and A. Godoy, “Acoustic phonon confinement in silicon nanolayers: Effect on electron mobility, ” Journal of Applied Physics, vol. 100, pp. 0137001-7, 2006.
226. L. Donetti, F. Gamiz, N. Rodriguez, and A. Godoy, “Hole mobility in ultrathin doublegate SOI devices: The effect of acoustic phonon confinement, ” IEEE Electron Device Lett., vol. 30, no. 12, pp. 1338-1340, 2009.
227. F. Gamiz and J.B. Roldan, “Scattering of electrons in silicon inversion layers by remote surface roughness, ” Journal of Applied Physics, vol. 94, pp. 392-399, 2003.
228. B. Ghosh, X.-F. Fan, L.F. Register, and S.K. Banarjee, “Monte Carlo study of remote Coulomb and remote surface roughness scattering in nanoscale Ge PMOSFETs with ultrathin high-κ dielectrics, ” in Proc.SISPAD, pp. 170-172, 2006.
229. M.S. Krishnan, Y.C. Yeo, Q. Lu, et al., “Remote charge scattering in MOSFETs with ultrathin gate dielectrics, ” in IEEE IEDM Technical Digest, pp. 571-574, 1998.
230. N. Yang, W.K. Henson, J.R. Hauser, and J.J. Wortman, “Estimation of the effects of remote charge scattering on electron mobility of n-MOSFET's with ultrathin gate oxides, ” IEEE Trans. on Electron Devices, vol. 47, no. 2, pp. 440-446, 2000.
231. W.K. Henson, K.Z. Ahmed, J.R. Hauser, et al., “Estimating oxide thickness of tunnel oxide down to 1.4 nm using conventional capacitance-voltage measurements on MOS capacitors, ” IEEE Electron Device Lett., vol. 20, no. 4, pp. 179-181, 1999.
232. S. Takagi and M. Takayanagi, “Experimental evidence of inversion-layer mobility lowering in ultrathin gate oxide metal-oxide-semiconductor field-effect-transistors with direct tunneling current, ” Japanese Journal of Applied Physics, vol. 41, no. 12, pp. 2348-2352, 2002.
233. P. Palestri, D. Esseni, L. Selmi, G. Guegan, and E. Sangiorgi, “A methodology to extract the channel current of permeable gate oxide MOSFETs, ” IEEE Trans. on Electron Devices, vol. 50, no. 5, pp. 1314-1321, 2003.
234. L. Lucci, D. Esseni, J. Loo, et al., “Quantitative assessment of mobility degradation by remote Coulomb scattering in ultra-thin oxide MOSFETs: Measurements and simulations, ” in IEEE IEDM Technical Digest, pp. 463-466, December 2003.
235. M. Lundstrom, Fundamentals of Carrier Transport. New York: Addison Wesley, 1990.
236. C. Jungemann and B. Meinerzhagen, Hierarchical Device Simulation: The Monte Carlo Perspective. Wien, New York: Springer, 2003.
237. D. Esseni and P. Palestri, “Theory of the motion at the band crossing points in bulk semiconductor crystals and in inversion layers, ” Journal of Applied Physics, vol. 105, no. 5, pp. 053702-1-053702-11, 2009.
238. K. Hess, Advanced Theory of Semiconductor Devices. New York: Wiley-IEEE Press, 1999.
239. S. Datta, Quantum Transport - Atom to Transistor. Cambridge: Cambridge University Press, 2005.
240. M. Lenzi, E. Gnani, S. Reggiani, et al., “A deterministic solution of the Boltzmann transport equation for a one-dimensional electron gas in silicon nanowires, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), (Leuven, Belgium), pp. 47-50, 15-16 March 2007.
241. M. Lenzi, P. Palestri, E. Gnani, et al., “Investigation of the transport properties of silicon nanowires using deterministic and Monte Carlo approaches to the solution of the Boltzmann transport equation, ” IEEE Trans. on Electron Devices, vol. 55, no. 8, pp. 2086-2096, 2008.
242. D. K. Ferry and S. M. Goodnick, Transport in Nanostructures. Cambridge: Cambridge University Press, 1997.
243. M.V. Fischetti, “Long-range Coulomb interactions in small Si devices. Part II: Effective electron mobility in thin-oxide structures, ” Journal of Applied Physics, vol. 89, no. 2, p. 1232, 2001.
244. D. Esseni and A. Abramo, “Modeling of electron mobility degradation by remote Coulomb scattering in ultra-thin oxide MOSFETs, ” IEEE Trans. on Electron Devices, vol. 50, no. 7, 2003.
245. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Physics-based modeling of hole inversion-layer mobility in strained-SiGe-on-insulator, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2174-2182, 2007.
246. M. De Michielis, D. Esseni, Y.L. Tsang, et al., “A semianalytical description of the hole band structure in inversion layers for the physically based modeling of pMOS transistors, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2164-2173, 2007.
247. L. Donetti, F. Gamiz, A. Godoy, and N. Rodriguez, “Fully self-consistent k · p solver and Monte Carlo simulator for hole inversion layers, ” in Proc. European Solid State Device Res. Conf., pp. 254-257, 2008.
248. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semiclassical modeling of quasiballistic hole transport in nanoscale pMOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
249. M.V. Fischetti, Z. Ren, P.M. Solomon, M. Yang, and K. Rim, “Six-band k · p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, ” Journal of Applied Physics, vol. 94, no. 2, pp. 1079-1095, 2003.
250. E. Wang, P. Montagne, L. Shifren, et al., “Physics of hole tranport in strained silicon MOSFET inversion layers, ” IEEE Trans. on Electron Devices, vol. 53, no. 8, pp. 1840-1850, 2006.
251. D. K. Ferry and S. M. Goodnick, Transport in Nanostructures. Cambridge: Cambridge University Press, 1997.
252. M. De Michielis, D. Esseni, and F. Driussi, “Analytical models for the insight into the use of alternative channel materials in ballistic nano-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 1, pp. 115-123, 2006.
253. F. Stern, “Calculated temperature dependence of mobility in silicon inversion layers, ” Phys. Rev. Lett., vol. 44, no. 22, pp. 1469-1472, 1980.
254. 0.53As, ” Electronics Letters, vol. 17, no. 16, pp. 573-574, 1981.
255. M.V. Fischetti, F. Gamiz, and W. Hansch, “On the enhanced electron mobility in strainedsilicon inversion layers, ” Journal of Applied Physics, vol. 92, no. 12, pp. 7320-7324, 2002.
256. O. Weber and S. Takagi, “Experimental examination and physical understanding of the Coulomb scattering mobility in strained-Si nMOSFETs, ” IEEE Trans. on Electron Devices, vol. 55, no. 9, pp. 2386-2396, 2008.
257. F. Driussi and D. Esseni, “Simulation study of Coulomb mobility in strained silicon, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2052-2059, 2009.
258. S. Selberherr, Analysis and Simulation of Semiconductor Devices. Wien, New York: Springer Verlag, 1984.
259. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices. Edinburgh: Cambridge University Press, 1998.
260. S.M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
261. 2 interface as determined by a time-of-flight technique, ” Journal of Applied Physics, vol. 54, pp. 1445-1456, 1983.
262. A. Modelli and S. Manzini, “High-field drift velocity of electrons in silicon inversion layers, ” Solid State Electronics, vol. 21, pp. 99-104, 1988.
263. L. Lucci, P. Palestri, D. Esseni, and L. Selmi, “Modeling the uniform transport in thin film SOI MOSFETs with a Monte-Carlo simulator for the 2D electron gas, ” Solid State Electronics, vol. 49, no. 9, pp. 1529-1535, 2005.
264. K. Natori, “Ballistic metal-oxide-semiconductor field effect transistor, ” Journal of Applied Physics, vol. 76, no. 8, pp. 4879-4890, 1994.
265. H.U. Baranger and J.W. Wilkins, “Ballistic structure in the electron distribution function of small semiconducting structures: General features and specific trends, ” Phys. Rev. B, vol. 36, no. 3, pp. 1487-1502, 1987.
266. A. Rahman, J. Guo, S. Datta, and M.S. Lundstrom, “Theory of ballistic nanotransistors, ” IEEE Trans. on Electron Devices, vol. 50, no. 9, pp. 1853-1863, 2003.
267. M.S. Shur, “Low ballistic mobility in submicron HEMTs, ” IEEE Electron Device Lett., vol. 23, no. 9, pp. 511-513, 2002.
268. A. Cros, K. Romanjek, D. Fleury, et al., “Unexpected mobility degradation for very short devices: A new challange for CMOS scaling, ” in IEEE IEDM Technical Digest, pp. 663-666, 2006.
269. M. Zilli, D. Esseni, P. Palestri, and L. Selmi, “On the apparent mobility in nanometric n-MOSFETs, ” IEEE Electron Device Lett., vol. 28, no. 11, pp. 1036-1039, 2007.
270. S. Takagi, “Re-examination of subband structure engineering in ultra-short channel MOSFETs under ballistic carrier transport, ” in VLSI Symposium, p. 115, 2003.
271. J. Saint Martin, A. Bournel, and P. Dollfus, “On the ballistic transport in nanometer-scaled DG MOSFETs, ” IEEE Trans. on Electron Devices, vol. 51, no. 7, pp. 1148-1155, 2004.
272. P. Palestri, D. Esseni, S. Eminente, et al., “Understanding quasi-ballistic transport in nano-MOSFETs. Part I: Scattering in the channel and in the drain, ” IEEE Trans. on Electron Devices, vol. 52, no. 12, pp. 2727-2735, 2005.
273. S. Eminente, D. Esseni, P. Palestri, et al., “Understanding quasi-ballistic transport in nano-MOSFETs. Part II: Technology scaling along the ITRS roadmap, ” IEEE Trans. on Electron Devices, vol. 52, no. 12, pp. 2736-2743, 2005.
274. A. Lochtefeld and D.A. Antoniadis, “On experimental determination of carrier velocity in deeply scaled NMOS: How close to the thermal limit?, ” IEEE Electron Device Lett., vol. 22, no. 2, pp. 95-97, 2001.
275. M.-J. Chen, H.-T. Huang, K.-C. Huang, et al., “Temperature dependent channel backscattering coefficients in nanoscale MOSFETs, ” in IEEE IEDM Technical Digest, pp. 39-42, 2002.
276. M. Lundstrom, “Elementary scattering theory of the Si MOSFET, ” IEEE Electron Device Lett., vol. 18, pp. 361-363, July 1997.
277. M. Lundstrom and Z. Ren, “Essential physics of carrier transport in nanoscale MOSFETs, ” IEEE Trans. on Electron Devices, vol. 49, no. 1, pp. 133-141, 2002.
278. C. Jeong, D.A. Antoniadis, and M.S. Lundstrom, “On backscattering and mobility in nanoscale silicon MOSFETs, ” IEEE Trans. on Electron Devices, vol. 56, no. 11, p. 2762, 2009.
279. M. Fischetti, S. Jin, T.-W. Tang, et al., “Scaling MOSFETs to 10 nm: Coulomb effects, source starvation, and virtual source model, ” Journal of Computational Electronics, vol. 8, no. 2, pp. 60-77, 2009.
280. A. Rahman and M.S. Lundstrom, “A compact scattering model for the nanoscale doublegate MOSFET, ” IEEE Trans. on Electron Devices, vol. 49, no. 3, pp. 481-489, 2002.
281. M.-J. Chen, S.-G. Yan, R.-T. Chen, et al., “Temperature-oriented experiment and simulation as corroborating evidence of MOSFET backscattering theory, ” IEEE Electron Device Lett., vol. 28, pp. 177-179, 2007.
282. M.V. Fischetti, L. Wang, B. Yu, et al., “Simulation of electron transport in high-mobility MOSFETs: Density of states bottleneck and source starvation, ” in IEEE IEDM Technical Digest, pp. 109-112, 2007.
283. K. Nakanishi, T. Uechi, and N. Sano, “Self-consistent Monte Carlo device simulations under nano-scale device structures: Role of Coulomb interaction, degeneracy, and boundary condition, ” in IEEE IEDM Technical Digest, pp. 79-82, 2009.
284. M. Lundstrom and J. Guo, Nanoscale Transistor: Device Physics, Modeling and Simulation. New York: Springer, 2006.
285. J.P. McKelvey, R.L. Longini, and T.P. Brody, “Alternative approach to the solution of added carrier transport problems in semiconductors, ” Phys. Rev., vol. 123, no. 1, pp. 51-57, 1961.
286. W. Schockley, “Diffusion and drift of minority carrier in semiconductors for comparable capture and scattering mean free paths, ” Phys. Rev., vol. 125, no. 5, pp. 1570-1576, 1962.
287. J.P. McKelvey and J.C. Balogh, “Flux methods for the analysis of transport problems in semiconductors in the presence of electric fields, ” Phys. Rev., vol. 137, no. 5A, pp. A1555-A1561, 1965.
288. E.F. Pulver and J.P. McKelvey, “Flux methods for transport problems in solids with nonconstant electric fields, ” Phys. Rev., vol. 149, no. 2, pp. 617-623, 1966.
289. P. Palestri, R. Clerc, D. Esseni, L. Lucci, and L. Selmi, “Multi-subband-Monte-Carlo investigation of the mean free path and of the kT layer in degenerated quasi-ballistic nanoMOSFETs, ” in IEEE IEDM Technical Digest, pp. 945-948, 2006.
290. R. Clerc, P. Palestri, and L. Selmi, “On the physical understanding of the kT-layer concept in quasi-ballistic regime of transport in nanoscale devices, ” IEEE Trans. on Electron Devices, vol. 53, no. 7, pp. 1634-1640, 2006.
291. E. Fuchs, P. Dollfus, G. Le Carval, et al., “A new backscattering model giving a description of the quasi-ballistic transport in nano-MOSFET, ” IEEE Trans. on Electron Devices, vol. 52, no. 10, pp. 2280-2288, 2005.
292. R. Clerc, P. Palestri, L. Selmi, and G. Ghibaudo, “Back-scattering in quasi-ballistic nanoMOSFETs: The role of non-thermal carrier distributions, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 125-128, 2008.
293. J.-L.P.J. van der Steen, P. Palestri, D. Esseni, and R.J.E. Hueting, “A new model for the backscatter coefficient in nanoscale MOSFETs, ” in Proc. European Solid State Device Res. Conf., pp. 234-237, 2010.
294. J.D. Bude, “MOSFET modeling into the ballistic regime, ” in Proc.SISPAD, pp. 23-26, 2000.
295. K. Banoo, M. Lundstrom, and R.K. Smith, “Direct solution of the Boltzmann transport equation in nanoscale Si devices, ” in Proc.SISPAD, pp. 50-53, 2000.
296. C. Jungemann, T. Grasser, B. Neinhüs, and B. Meinerzhagen, “Failure of moments-based transport models in nanoscale devices near equilibrium, ” IEEE Trans. on Electron Devices, vol. 52, no. 11, pp. 2404-2408, 2005.
297. T. Grasser, T.-W. Tang, H. Kosina, and S. Selberherr, “A review of hydrodynamic and energy-transport models for semiconductor device simulation, ” Proc. IEEE, vol. 91, no. 2, pp. 251-274, 2003.
298. C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials, ” Rev. Mod. Phys., vol. 55, pp. 645-705, 1983.
299. R.W. Hockney and J.P. Eastwood, Computer Simulation Using Particles. New York: McGraw Hill, 1981.
300. C. Jungemann, Efficient Full-Band Monte Carlo Simulation for Device Engineering. PhD thesis, University of Bremen, 2001.
301. K. Tomizawa, Numerical Simulation of Submicron Semiconductor Devices. Boston: Artech House, 1993.
302. M.V. Fischetti and S.E. Laux, “Monte Carlo analysis of electron transport in small semiconductor devices including band-structure and space-charge effects, ” Phys. Rev. B, vol. 38, pp. 9721-9745, 1988.
303. F. Venturi, R.K. Smith, E. Sangiorgi, M.R. Pinto, and B. Riccò, “A general purpose device simulator coupling Poisson and Monte Carlo transport with applications to deep submicron MOSFETs, ” IEEE Trans. on Computer-Aided Design, vol. CAD-8, p. 360, 1989.
304. C. Jungemann, S. Keith, M. Bartels, and B. Meinerzhagen, “Efficient full-band Monte Carlo simulation of silicon devices, ” IEICE Transactions on Electronics, vol. E82-C, pp. 870-879, 1999.
305. M. Lundstrom, Fundamentals of Carrier Transport. New York: Addison Wesley, 1990.
306. K. Åström and B. Wittenmark, Computer-Controlled Systems: Theory and Design. Upper Saddle River, NJ: Prentice-Hall, 1996.
307. A. Oppenheim and R. Schafer, Discrete-Time Signal Processing. Upper Saddle River, NJ: Prentice-Hall, 2009.
308. S.E. Laux and M.V. Fischetti, “Numerical aspects and implementation of the DAMOCLES Monte Carlo device simulation program, ” in Monte Carlo Device Simulation: Full Band and Beyond (K. Hess, ed.), ch. 1. Norwel, MA: Kluwer, 1991.
309. 2, an efficient Monte Carlo simulator for MOS devices, ” IEEE Trans. on Computer-Aided Design, vol. CAD-7, no. 2, pp. 259-271, 1988.
310. C. Herring and E. Vogt, “Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering, ” Phys. Rev., vol. 101, p. 944, 1956.
311. H. Kosina, “A method to reduce small-angle scattering in Monte Carlo device analysis, ” IEEE Trans. on Electron Devices, vol. 46, no. 6, pp. 1196-1200, 1999.
312. P. Lugli and D. K. Ferry, “Degeneracy in the ensemble Monte Carlo method for high field transport in semiconductors, ” IEEE Trans. on Electron Devices, vol. 32, no. 11, pp. 2431-2437, 1985.
313. P. Borowik and J.-L. Thobel, “Improved Monte Carlo method for the study of electron transport in degenerate semiconductors, ” Journal of Applied Physics, vol. 84, no. 7, pp. 3706-3709, 1998.
314. E. Sangiorgi and M.R. Pinto, “A semi-empirical model of surface roughness scattering for Monte Carlo simulation of silicon n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 39, pp. 356-361, 1992.
315. P. Palestri, A. Pacelli, M. Mastrapasqua, and J.D. Bude, “Monte Carlo simulation of impact ionization in SiGe HBTs, ” IEEE Electron Device Lett., vol. 22, no. 11, pp. 533-535, 2001.
316. M.V. Fischetti, S. Laux, and E. Crabbè, “Understanding hot electron transport in silicon devices: Is there a shortcut?, ” Journal of Applied Physics, vol. 78, no. 2, p. 1058, 1995.
317. J.D. Bude and M. Mastrapasqua, “Impact ionization and distribution functions in submicron nMOSFET technologies, ” IEEE Electron Device Lett., p. 439, 1995.
318. A. Ghetti, L. Selmi, and R. Bez, “Low voltage hot electrons and soft-programming lifetime prediction in non-volatile memory cells, ” IEEE Trans. on Electron Devices, vol. 46, no. 4, p. 696, 1999.
319. D. Esseni, L. Selmi, A. Ghetti, and E. Sangiorgi, “Injection efficiency of CHISEL gate currents in short MOS devices:Physical mechanisms, device implications and sensitivity to technological parameters, ” IEEE Trans. on Electron Devices, vol. 47, no. 11, pp. 2194-2200, 2000.
320. J.D. Bude, M.R. Pinto, and R.K. Smith, “Monte Carlo simulation of CHISEL flash memory cell, ” IEEE Trans. on Electron Devices, vol. 47, no. 10, p. 1873, 2000.
321. C. Jungemann, S. Yamaguchi, and H. Goto, “On the accuracy and efficiency of substrate current calculations for sub-μm nMOSFETs, ” IEEE Electron Device Lett., p. 464, 1996.
322. T. Gonzales and D. Pardo, “Physical models of ohmic contact for Monte Carlo device simulation, ” Solid State Electronics, vol. 39, p. 555, 1996.
323. M.V. Fischetti, L. Wang, B. Yu, et al., “Simulation of electron transport in high-mobility MOSFETs: Density of states bottleneck and source starvation, ” in IEEE IEDM Technical Digest, pp. 109-112, 2007.
324. I. Riolino, M. Braccioli, L. Lucci, et al., “Monte Carlo simulation of decananometric nMOSFETS: Multi-subband vs. 3D-electron gas with quantum corrections, ” Solid State Electronics, vol. 51, pp. 1558-1564, 2007.
325. C. Jungemann, S. Yamaguchi, and H. Goto, “Convergence estimation for stationary ensemble Monte Carlo simulations, ” in Proc.SISPAD, p. 209, 1997.
326. A. Phillips and P.J. Price, “Monte Carlo calculations of hot electron energy tails, ” Applied Physics Letters, vol. 30, pp. 528-530, 1977.
327. C. Jungemann, S. Decker, R. Thoma, W.L. Engl, and H. Goto, “Phase space multiple refresh: a general purpose statistical enhancement technique for MC device simulation, ” in Proc.SISPAD, pp. 65-66, 1996.
328. A. Pacelli and U. Ravaioli, “Analysis of variance-reduction schemes for ensemble Monte Carlo simulation of semiconductor devices, ” Solid State Electronics, vol. 41, no. 4, pp. 599-605, 1997.
329. M.G. Gray, T.E. Booth, J.T. Kwan, and C.M. Snell, “A multicomb variance reduction scheme for Monte Carlo semiconductor simulators, ” IEEE Trans. on Electron Devices, vol. 45, no. 4, pp. 918-923, 1998.
330. C. Jungemann, S. Decker, R. Thoma, W.L. Engl, and H.Goto, “Phase space multiple refresh: a general purpose statistical enhancement technique for MC device simulation, ” IEEE J. Tech. Comp. Aided Design, no. 2, 1997.
331. S. Ramo, “Currents induced by electron motion, ” Proc.IRE, p. 584, 1939.
332. W. Shockley, “Currents to conductors induced by a moving point charge, ” Journal of Applied Physics, vol. 9, p. 635, 1938.
333. H. Kim, H. Min, T. Tang, and Y. Park, “An extended proof of the Ramo-Shockley theorem, ” Solid State Electronics, vol. 34, no. 11, p. 1251, 1992.
334. P. Graf, S. Keith, and B. Meinerzhagen, “Evaluation of solenoidal and statistically enhanced total current densities in multi-particle Monte Carlo device simulators, ” in Proc.SISPAD, p. 221, 1997.
335. J.M. Higman, K. Hess, C.G. Hwang, and R.W. Dutton, “Coupled Monte Carlo-Drift-Diffusion analysis of hot-electron effects in MOSFET's, ” IEEE Trans. on Electron Devices, vol. 36, p. 930, 1989.
336. C. Jungemann, S. Yamaguchi, and H. Goto, “Efficient full band Monte Carlo hot carrier simulation for silicon devices, ” in Proc. European Solid State Device Res. Conf., pp. 821-824, 1996.
337. K. Hess, ed., Monte Carlo Device Simulation: Full Band and Beyond. Norwel, MA: Kluwer, 1991.
338. T. Kunikiyo, M. Takenaka, Y. Kamakura, et al., “Monte Carlo simulation of anisotropic electron transport in silicon including full band structure and anisotropic impact-ionization model, ” Journal of Applied Physics, vol. 75, no. 1, pp. 297-312, 1994.
339. C. Jungemann, Efficient Full-Band Monte Carlo Simulation for Device Engineering. Berlin: Springer-Verlag, 2001.
340. F.M. Bufler, A. Schenk, and W. Fichtner, “Efficient Monte Carlo device modeling, ” IEEE Trans. on Electron Devices, vol. 47, pp. 1891-1897, 2000.
341. J. Bude and R.K. Smith, “Phase-space simplex Monte Carlo for semiconductor transport, ” Semiconductor Science Technology, vol. 9, p. 840, 1994.
342. F. Venturi and A. Ghetti, “Assessment of accuracy limitations offull band Monte Carlo device simulation, ” in Proc.SISPAD, p. 343, 1997.
343. D.K. Ferry, R. Akis, and D. Vasileska, “Quantum effects in MOSFETs: Use of an effective potential in 3D Monte Carlo simulation of ultra-short channel devices, ” in IEEE IEDM Technical Digest, pp. 287-290, 2000.
344. H. Tsuchiya, B. Fischer, and K. Hess, “A full-band Monte Carlo model for silicon nanoscale devices with a quantum mechanical correction of the potential, ” in IEEE IEDM Technical Digest, pp. 283-286, 2000.
345. B. Winstead and U. Ravaioli, “A quantum correction based on Schrödinger equation applied to Monte Carlo device simulation, ” IEEE Trans. on Electron Devices, vol. 50, pp. 440-446, 2003.
346. X.F. Fan, X.Wang, B.Winstead, et al., “MC simulation of strained-Si MOSFET with fullband structure and quantum correction, ” IEEE Trans. on Electron Devices, vol. 51, no. 6, pp. 962-970, 2004.
347. C. Sampedro-Matarin, F. Gamiz, A. Godoy, and F.J. Gracia Ruiz, “The multivalley effective conduction band-edge method for Monte Carlo simulation of nanoscale structures, ” IEEE Trans. on Electron Devices, vol. 53, pp. 2703-2710, 2006.
348. P. Palestri, D. Esseni, A. Abramo, R. Clerc, and L. Selmi, “Carrier quantization in SOI MOSFETs using an effective potential based Monte-Carlo tool, ” in Proc. European Solid State Device Res. Conf., pp. 407-410, 2003.
349. M.G. Ancona and G.J. Iafrate, “Quantum correction to the equation of state of an electron gas in a semiconductor, ” Phys. Rev. B, vol. 39, no. 13, pp. 9536-9540, 1989.
350. A. Wettstein, A. Schenk, and W. Fichtner, “Quantum device-simulation with the densitygradient model on unstructured grids, ” IEEE Trans. on Electron Devices, vol. 48, no. 2, pp. 279-283, 2001.
351. S.M. Ramey and D.K. Ferry, “Implementation of surface roughness scattering in Monte Carlo modeling of thin SOI MOSFETs using the effective potential, ” IEEE Trans. on Nanotechnology, vol. 2, no. 2, pp. 110-114, 2003.
352. P. Palestri, S. Eminente, D. Esseni, et al., “An improved semiclassical Monte-Carlo approach for nano-scale MOSFET simulation, ” Solid State Electronics, vol. 49, no. 5, pp. 727-732, 2005.
353. S.E. Laux, “On particle-mesh coupling in Monte Carlo semiconductor device simulation, ” IBM Research Report, 1995.
354. C. Jungemann and B. Meinerzhagen, “Analysis of the stochastic error of stationary Monte Carlo device simulation, ” IEEE Trans. on Electron Devices, vol. 48, no. 5, pp. 985-992, 2001.
355. C. Jungemann and B. Meinerzhagen, “On the applicability of non-self-consistent Monte Carlo device simulations, ” IEEE Trans. on Electron Devices, vol. 49, no. 6, pp. 1072-1074, 2002.
356. P. Palestri, D. Esseni, S. Eminente, et al., “Understanding quasi-ballistic transport in nano-MOSFETs. Part I: Scattering in the channel and in the drain, ” IEEE Trans. on Electron Devices, vol. 52, no. 12, pp. 2727-2735, 2005.
357. P. Palestri, N. Barin, D. Esseni, and C. Fiegna, “Stability of self-consistent Monte Carlo simulations: Effects of the grid size and of the coupling scheme, ” IEEE Trans. on Electron Devices, vol. 53, no. 6, pp. 1433-1442, 2006.
358. P. Palestri, N. Barin, D. Esseni, and C. Fiegna, “Revised stability analysis of the nonlinear Poisson scheme in self-consistent Monte-Carlo device simulations, ” IEEE Trans. on Electron Devices, vol. 53, no. 6, pp. 1443-1451, 2006.
359. F.M. Bufler, C. Zechner, A. Schenk, and W. Fichtner, “Self-consistent single-particle simulation, ” in Proc.SISPAD, pp. 159-162, 2002.
360. F.M. Bufler, C. Zechner, A. Schenk, and W. Fichtner, “Single-particle approach to selfconsistent Monte Carlo device simulation, ” IEICE Transactions on Electronics, vol. E86-C, pp. 308-313, 2003.
361. Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M.S. Lundstrom, “nanomos 2.5: A twodimensional simulator for quantum transport in double-gate MOSFETS, ” IEEE Trans. on Electron Devices, vol. 50, no. 9, pp. 1914-1925, 2003.
362. P. Palestri, L. Lucci, S. D. Tos, D. Esseni, and L. Selmi, “An improved empirical approach to introduce quantization effects in the transport direction in multi-subband Monte Carlo simulations, ” Semiconductor Science and Technology, vol. 25, p. 055011, 2010.
363. W.J. Gross, D. Vasileska, and D.K. Ferry, “A novel approach for introducing the electron-electron and the electron-impurity interactions in particle-based simulations, ” IEEE Electron Device Lett., vol. 20, pp. 463-465, 1999.
364. C.J. Wordelman and U. Ravaioli, “Integration of particle-particle-particle-mesh algorithm with the ensemble Monte Carlo method for the simulation of ultra-small semiconductor devices, ” IEEE Trans. on Electron Devices, vol. 47, no. 2, pp. 410-416, 2000.
365. W.J. Gross, D. Vasileska, and D.K. Ferry, “Ultra-small MOSFETs: The importance of the full Coulomb interaction on device characteristics, ” IEEE Trans. on Electron Devices, vol. 47, no. 10, pp. 1831-1837, 2000.
366. K. Nakanishi, T. Uechi, and N. Sano, “Self-consistent Monte Carlo device simulations under nano-scale device structures: Role of Coulomb interaction, degeneracy, and boundary condition, ” in IEEE IEDM Technical Digest, pp. 79-82, 2009.
367. P. Lugli and D.K. Ferry, “Investigation of plasmon-induced losses in quasi-ballistic transport, ” IEEE Electron Device Lett., vol. EDL-6, no. 1, pp. 25-27, 1985.
368. A. Abramo, R. Brunetti, C. Jacoboni, F. Venturi, and E. Sangiorgi, “A multiband Monte Carlo approach to Coulomb interaction for device analysis, ” Journal of Applied Physics, vol. 76, p. 5786, 1994.
369. M.V. Fischetti and S.E. Laux, “ Long-range Coulomb interactions in small Si devices. Part I: Performance and reliability, ” Journal of Applied Physics, vol. 89, no. 2, pp. 1205-1231, 2001.
370. P.W. Rambo and J. Denavit, “Time stability of Monte Carlo device simulation, ” IEEE Trans. on Computer-Aided Design, vol. 12, p. 1734, 1993.
371. A. Ghetti, X. Wang, F. Venturi, and F.A. Leon, “Stability issues in self-consistent Monte Carlo-poisson simulations, ” in Simulation of Semiconductor Devices and Process, v.6, H.Ryssel and P.Pichler (eds.), pp. 388-391. New York: Springer-Verlag, 1995.
372. M.V. Fischetti and S.E. Laux, “Monte Carlo study of electron transport in silicon inversion layers, ” Phys. Rev. B, vol. 48, pp. 2244-2274, 1993.
373. C. Jungemann, A. Edmunds, and W.L. Engl, “Simulation of linear and nonlinear electron transport in homogeneous silicon inversion layers, ” Solid State Electronics, vol. 36, no. 11, pp. 1529-1540, 1993.
374. F. Gamiz, J.A. Lopez-Villanueva, J.B. Roldan, J.E. Carceller, and P. Cartujo, “Monte Carlo simulation of electron transport properties in extremely thin SOIMOSFET's, ” IEEE Trans. on Electron Devices, vol. 45, no. 5, pp. 1122-1126, 1998.
375. S.C. Williams, K.W. Kim, and W.C. Holton, “Ensemble Monte Carlo study of channel quantization in a 25nm n-MOSFET, ” IEEE Trans. on Electron Devices, vol. 47, no. 10, pp. 1864-1872, 2000.
376. T. Ezaki, P. Werner, and M. Hane, “Self-consistent quantum mechanical Monte Carlo MOSFET device simulation, ” Journal of Computational Electronics, vol. 2, no. 2-4, pp. 97-103, 2003.
377. L. Lucci, P. Palestri, D. Esseni, and L. Selmi, “Multi-subband Monte Carlo modeling of nano-MOSFETs with strong vertical quantization and electron gas degeneration, ” in IEEE IEDM Technical Digest, pp. 631-634, 2005.
378. J. Saint-Martin, A. Bournel, F. Monsef, C. Chassat, and P. Dollfus, “Multi sub-band Monte Carlo simulation of an ultra-thin double gate MOSFET with 2D electron gas, ” Semiconductor Science and Technology, vol. 21, pp. L29-L31, 2006.
379. D. Esseni and P. Palestri, “Theory of the motion at the band crossing points in bulk semiconductor crystals and in inversion layers, ” Journal of Applied Physics, vol. 105, no. 5, pp. 053702-1-053702-11, 2009.
380. L. Lucci, P. Palestri, D. Esseni, L. Bergagnini, and L. Selmi, “Multi-subband Monte-Carlo study of transport, quantization and electron gas degeneration in ultra-thin SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 1156-1164, 2007.
381. M.V. Fischetti, Z. Ren, P.M. Solomon, M. Yang, and K. Rim, “Six-Band k · p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, ” Journal of Applied Physics, vol. 94, pp. 1079-1095, July 2003.
382. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Modeling of hole inversion layer mobility in unstrained and uniaxially strained Si on arbitrarily oriented substrates, ” in Proc. European Solid State Device Res. Conf., pp. 390-393, 2007.
383. L. Donetti, F. Gamiz, A. Godoy, and N. Rodriguez, “Fully self-consistent k · p solver and Monte Carlo simulator for hole inversion layers, ” in Proc. European Solid State Device Res. Conf., pp. 254-257, 2008.
384. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “A new multi subband Monte Carlo simulator for nano p-MOSFETs, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 67-70, 2008.
385. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semi-classical modelling of quasiballistic hole transport in nanoscale p-MOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
386. W. Chen, L. Register, and S.K. Banerjee, “Simulation of quantum effects along the channel of ultrascaled Si-based MOSFETs, ” IEEE Trans. on Electron Devices, vol. 49, no. 4, pp. 652-657, 2002.
387. L. Shifren, C. Ringhofer, and D.K. Ferry, “A Wigner function-based quantum ensemble Monte Carlo study of a resonant tunneling diode, ” IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 769-773, 2003.
388. V. Sverdlov, A. Gehring, H. Kosina, and S. Selberherr, “Quantum transport in ultra-scaled double-gate MOSFETs: A Wigner function-based Monte Carlo approach, ” Solid State Electronics, vol. 49, pp. 1510-1515, 2005.
389. D. Querlioz, P. Dollfus, V.-N. Do, A. Bournel, and V. Nguyen, “An improved Wigner Monte Carlo technique for the self-consistent simulation of RTDs, ” Journal of Computational Electronics, vol. 5, pp. 443-446, 2006.
390. D. Querlioz, J. Saint-Martin, K. Huet, et al., “On the ability of particle Monte Carlo technique to include quantum effects in nano-MOSFET simulation, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2232-2242, 2007.
391. P. Dollfus, D. Querlioz, J. Saint-Martin, V.-N. Do, and A. Bournel, “Wigner Monte Carlo approach to quantum transport in nanodevices, ” in Proc. SISPAD, pp. 277-280, 2008.
392. D. Ventura, A. Gnudi, G. Baccarani, and F. Odeh, “Multidimensional spherical harmonics expansion of Boltzmann equation for transport in semicondutors, ” Appl. Math. Lett., vol. 5, pp. 85-90, 1992.
393. A. Gnudi, D. Ventura, G. Baccarani, and F. Odeh, “Two-dimensional MOSFET simulation by means of a multidimensional spherical harmonics expansion of the Boltzmann transport equation, ” Solid State Electronics, vol. 36, pp. 575-581, 1993.
394. C. Jungemann, A.T. Pham, B. Meinerzhagen, C. Ringhofer, and M. Bollhofer, “Stable discretization of the Boltzmann equation based on spherical harmonics, box integration, and a maximum entropy dissipation principle, ” Journal of Applied Physics, vol. 100, no. 2, pp. 024502-024502-13, 2006.
395. A.T. Pham, C. Jungemann, and B.Meinerzhagen, “Deterministic multisubband device simulations for strained double gate PMOSFETs including magnetotransport, ” in IEEE IEDM Technical Digest, pp. 895-898, 2008.
396. M. Lenzi, P. Palestri, E. Gnani, et al., “Investigation of the transport properties of silicon nanowires using deterministic and Monte Carlo approaches to the solution of the Boltzmann transport equation, ” IEEE Trans. on Electron Devices, vol. 55, no. 8, pp. 2086-2096, 2008.
397. C. Canali, C. Jacoboni, F. Nava, G. Ottaviani, and A. Alberigi Quaranta, “Electron drift velocity in silicon, ” Phys. Rev. B, vol. 12, pp. 2265-2284, 1975.
398. G. Ottaviani, L. Reggiani, C. Canali, F. Nava, and A. Alberigi Quaranta, “Hole drift velocity in silicon, ” Phys. Rev. B, vol. 12, pp. 3318-3329, 1975.
399. C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials, ” Rev. Mod. Phys., vol. 55, pp. 645-705, 1983.
400. J.S. Blakemore, “Semiconducting and other major properties of Gallium Arsenide, ” Journal of Applied Physics, vol. 53, no. (10), pp. R123-R181, 1982.
401. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices. Edinburgh: Cambridge University Press, 1998.
402. G.Masetti, G. Severi, and M. Solmi, “Modeling of carrier mobility against carrier concentration in Arsenic-, Phosphorus- and Boron-doped silicon, ” IEEE Trans. on Electron Devices, vol. 30, pp. 764-769, 1983.
403. D. Schroder, Semiconductor Material and Device Characterization. New York:Wiley, 1990.
404. C.G. Sodini, T.W. Ekstedt, and J.L. Moll, “Charge accumulation and mobility in thin dielectric MOS transistors, ” Solid State Electronics, vol. 25, pp. 833-841, 1982.
405. F. Lime, C. Guiducci, R. Clerc, et al., “Characterization of effective mobility by split C(V) technique in n-MOSFETs with ultra-thin gate oxides, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 23-26, 2002.
406. D. Esseni, M. Mastrapasqua, G.K. Celler, et al., “Low field electron and hole mobility of SOI transistors fabricated on ultra-thin silicon films for deep sub-micron technology application, ” IEEE Trans. on Electron Devices, vol. 48, no. 12, pp. 2842-2850, 2001.
407. M. Rudan, S. Reggiani, E. Gnani, et al., “Theory and experimental validation of a new analytical model for the position-dependent Hall voltage in devices with arbitrary aspect ratio, ” IEEE Trans. on Electron Devices, vol. 53, no. 2, pp. 314-322, 2006.
408. H.S. Momose, M. Ono, T. Yoshitomi, et al., “Tunneling gate oxide approach to ultra high current drive in small geometry MOSFETs, ” in IEEE IEDM Technical Digest, pp. 593-596, 1994.
409. H.S. Momose, M. Ono, T. Yoshitomi, et al., “1.5 nm direct-tunneling gate oxide Si MOSFETs, ” IEEE Trans. on Electron Devices, vol. 43, pp. 1233-1241, August 1996.
410. L. Lucci, D. Esseni, J. Loo, et al., “Quantitative assessment of mobility degradation by remote Coulomb scattering in ultra-thin oxide MOSFETs: Measurements and simulations, ” in IEEE IEDM Technical Digest, pp. 463-466, December 2003.
411. P. Palestri, D. Esseni, L. Selmi, G. Guegan, and E. Sangiorgi, “A methodology to extract the channel current of permeable gate oxide MOSFETs, ” IEEE Trans. on Electron Devices, vol. 50, no. 5, pp. 1314-1321, 2003.
412. Y.M. Meziani, J. Lusakowski, W. Knap, et al., “Magnetoresistance characterization of nanometer Si metal-semiconductor transistors, ” Journal of Applied Physics, vol. 96, pp. 5761-5765, 2004.
413. W. Chaisantikulwat, M. Mouis, G. Ghibaudo, et al., “Magnetoresistance technique for mobility extraction in short channel FDSOI transistors, ” in Proc. European Solid State Device Res. Conf., pp. 569-572, 2005.
414. G. Ghibaudo, “Transport in the inversion layer of a MOS transistor: use of Kubo-Greenwood for malism, ” J. of Physics C: Solid State Physics, vol. 19, pp. 767-780, 1986.
415. Y.M. Meziani, J. Lusakowski, F. Teppe, et al., “Magnetoresistance mobility measurements in sub-0.1 μm silicon MOSFETs, ” in Proc. European Solid State Device Res. Conf., pp. 157-160, 2004.
416. L. Donetti, F. Gamiz, and S. Cristoloveanu, “A theoretical interpretation of magnetoresistance mobility in silicon inversion layers, ” Journal of Applied Physics, vol. 102, p. 013708, 2007.
417. N. Rodriguez, L. Donetti, F. Gamiz, and S. Cristoloveanu, “Geometric magnetoresistance and mobility behavior in single-gate and double-gate SOI devices, ” in Proc. IEEE SOI Conference, pp. 59-60, 2007.
418. M. Zilli, D. Esseni, P. Palestri, and L. Selmi, “On the apparent mobility in nanometric n-MOSFETs, ” IEEE Electron Device Lett., vol. 28, no. 11, pp. 1036-1039, 2007.
419. A.G. Sabnis and J.T. Clemens, “Characterization of the electron mobility in the inverted 〈100〉 Si surface, ” in IEEE IEDM Technical Digest, pp. 18-21, 1979.
420. J. Watt and J. Plummer, “Universal mobility-field curves for electrons and holes in MOS inversion layers, ” in IEEE Symposium on VLSI Technology - Technical Digest, p. 81, 1987.
421. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion layer mobility in Si MOSFET's: Part I-Effects of substrate impurity concentration, ” IEEE Trans. on Electron Devices, vol. 41, pp. 2357-2362, Dec 1994.
422. A. Emrani, G. Ghibaudo, and F. Balestra, “On the universal electric field dependence of the electron and hole effective mobility in MOS inversion layers., ” Solid State Electronics, vol. 37, no. 1, pp. 111-113, 1994.
423. H.M. Nayfeh, C.W. Leitz, A.J. Pitera, et al., “Influence of high channel doping on the inversion layer electron mobility in strained silicon n-MOSFETs, ” IEEE Electron Device Lett., vol. 24, no. 4, pp. 248-250, 2003.
424. eff curves in strained Si nMOS devices, ” Electronics Letters, vol. 44, no. 20, pp. 1219-1220, 2008.
425. T. Rudenko, V. Kilchytska, N. Collaert, et al., “Carrier mobility in undoped triple-gate FinFET structures and limitations of its description in terms of top and sidewall channel mobilities, ” IEEE Trans. on Electron Devices, vol. 55, no. 12, pp. 3532-3541, 2008.
426. M.V. Fischetti and S.E. Laux, “Monte Carlo study of electron transport in silicon inversion layers, ” Phys. Rev. B, vol. 48, pp. 2244-2274, Jul 1993.
427. M.V. Fischetti and S.E. Laux, “Monte Carlo simulation of electron transport in Si: The first 20 years, ” in Proc. European Solid State Device Res. Conf., pp. 813-820, 1996.
428. C. Jungemann, A. Edmunds, and W.L. Engl, “Simulation of linear and nonlinear electron transport in homogeneous silicon inversion layers, ” Solid State Electronics, vol. 36, no. 11, pp. 1529-1540, 1993.
429. 2 interface, ” Phys. Rev. B, vol. 32, pp. 8171-8186, 1985.
430. A. Pirovano, A. Lacaita, A.L. Ghidini, and G. Tallarida, “On the correlation between surface roughness and inversion mobility in Si-MOSFETs, ” IEEE Electron Device Lett., vol. 21, no. 1, pp. 34-36, 2000.
431. 2 interface roughness, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 18-19, 2009.
432. T. Ando, A. Fowler, and F. Stern, “Electronic properties of two-dimensional systems, ” Review of Modern Physics, vol. 54, pp. 437-673, 1982.
433. B. Doris, M. Ieong, T. Kanarsky, et al., “Extreme scaling with ultra-thin Si channnel MOSFETs, ” in IEEE IEDM Technical Digest, p. 267, 2002.
434. D. Esseni, M. Mastrapasqua, G.K. Celler, et al., “An experimental study of mobility enhancement in ultrathin SOI transistors operated in double-gate mode, ” IEEE Trans. on Electron Devices, vol. 50, no. 3, pp. 802-808, 2003.
435. T. Ernst, S. Cristoloveanu, G. Ghibaudo, et al., “Ultimately thin double gate SOI MOSFETs, ” Microelectronic Engineering, vol. 50, no. 3, pp. 830-838, 2003.
436. K. Shimizu and T. Hiramoto, “Mobility enhancement in uniaxially strained (110) oriented ultra-thin body single- and double-gate MOSFETs with SOI thickness of less than 4 nm, ” in IEEE IEDM Technical Digest, pp. 715-718, 2007.
437. D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, “Physically based modeling of low field electron mobility in ultra-thin single and double-gate SOI n-MOSFETs., ” IEEE Trans. on Electron Devices, vol. 50, no. 12, pp. 2445-2455, 2003.
438. M. Schmidt, M.C. Lemme, H.D.B. Gottlob, et al., “Mobility extraction of UTB n-MOSFETs down to 0.9 nm SOI thickness, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 27-30, 2009.
439. K. Uchida, J. Koga, R. Ohba, and T.N.S. Takagi, “Experimental evidences of quantummechanical effects on low-field mobility, gate-channel capacitance and threshold voltage of ultrathin body SOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 633-636, 2001.
440. K. Uchida, H. Watanabe, A. Kinoshita, et al., “Experimental study on carrier transport mechanisms in ultrathin-body SOI n- and p-MOSFETs with SOI thickness less than 5nm, ” in IEEE IEDM Technical Digest, pp. 47-50, 2002.
441. K. Uchida and S. Takagi, “Carrier scattering induced by thickness fluctuation of silicon-oninsulator film in ultrathin-body metal-oxide-semiconductor field-effect transistors, ” Applied Physics Letters, vol. 82, no. 17, pp. 2916-2918, 2003.
442. S. Kobayashi, M. Saitoh, and K. Uchida, “Hole mobility enhancement by double-gate mode in ultrathin-body silicon-on-insulator p-type metal-oxide-semiconductor field-effect transistors, ” Journal of Applied Physics, vol. 106, p. 024511, 2009.
443. P.J. Price, “Two-dimensional transport in semiconductor layers. I. Phonon scattering, ” Annals of Physics, vol. 133, pp. 217-233, 1981.
444. B.K. Ridley, “The electron-phonon interaction in quasi-two-dimensional semiconductor quantum-well, ” J. of Physics C: Solid State Physics, vol. 15, pp. 5899-5917, 1982.
445. D. Esseni, M. Mastrapasqua, C. Fiegna, et al., “An experimental study of low field electron mobility in double-gate, ultra-thin SOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 445-448, 2001.
446. M. Bruel, “Silicon on insulator material technology, ” Electronics Letters, vol. 31, p. 1201, 1995.
447. L. Lucci, P. Palestri, D. Esseni, and L. Selmi, “Modeling the uniform transport in thin film SOI MOSFETs with a Monte Carlo simulator for the 2D electron gas, ” Solid State Electronics, vol. 49, no. 9, pp. 1529-1535, 2005.
448. 2 interface as determined by a time-of-flight technique, ” Journal of Applied Physics, vol. 54, pp. 1445-1456, 1983.
449. A. Modelli and S. Manzini, “High-field drift velocity of electrons in silicon inversion layers, ” Solid State Electronics, vol. 21, pp. 99-104, 1988.
450. M. Lundstrom and Z. Ren, “Essential physics of carrier transport in nanoscale MOSFETs, ” IEEE Trans. on Electron Devices, vol. 49, no. 1, pp. 133-141, 2002.
451. M. Lundstrom, “Elementary scattering theory of the Si MOSFET, ” IEEE Electron Device Lett., vol. 18, pp. 361-363, July 1997.
452. C. Jeong, D.A. Antoniadis, and M.S. Lundstrom, “On backscattering and mobility in nanoscale silicon MOSFETs, ” IEEE Trans. on Electron Devices, vol. 56, no. 11, p. 2762, 2009.
453. P. Palestri, D. Esseni, S. Eminente, et al., “Understanding quasi-ballistic transport in nano-MOSFETs. Part I: Scattering in the channel and in the drain, ” IEEE Trans. on Electron Devices, vol. 52, no. 12, pp. 2727-2735, 2005.
454. J. Saint Martin, A. Bournel, and P. Dollfus, “On the ballistic transport in nanometer-scaled DG MOSFETs, ” IEEE Trans. on Electron Devices, vol. 51, no. 7, pp. 1148-1155, 2004.
455. K. Nakanishi, T. Uechi, and N. Sano, “Self-consistent Monte Carlo device simulations under nano-scale device structures: Role of Coulomb interaction, degeneracy, and boundary condition, ” in IEEE IEDM Technical Digest, pp. 79-82, 2009.
456. M. Fischetti, S. Jin, T.-W. Tang, et al., “Scaling MOSFETs to 10 nm: Coulomb effects, source starvation, and virtual source model, ” Journal of Computational Electronics, vol. 8, no. 2, pp. 60-77, 2009.
457. P. Palestri, C. Alexander, A. Asenov, et al., “A comparison of advanced transport models for the computation of the drain current in nanoscale nMOSFETs, ” Solid State Electronics, vol. 53, pp. 1293-1302, 2009.
458. L. Lucci, P. Palestri, D. Esseni, L. Bergagnini, and L. Selmi, “Multi-subband Monte Carlo study of transport, quantization and electron gas degeneration in ultra-thin SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 1156-1164, 2007.
459. D. Esseni, “On the modeling of surface roughness limited mobility in SOI MOSFETs and its correlation to the transistor effective field, ” IEEE Trans. on Electron Devices, vol. 51, no. 3, pp. 394-401, 2004.
460. D. Querlioz, J. Saint-Martin, K. Huet, et al., “On the ability of particle Monte Carlo technique to include quantum effects in nano-MOSFET simulation, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2232-2242, 2007.
461. V. Aubry-Fortuna, A. Bournel, P. Dollfus, and S. Galdin-Retailleau, “Ultra-short n-MOSFETs with strained Si: device performance and effect of ballistic transport using Monte Carlo simulation, ” Semiconductor Science Technology, vol. 21, pp. 422-428, 2006.
462. G. Baccarani, E. Gnani, A. Gnudi, S. Reggiani, and M. Rudan, “Theoretical foundations of the quantum drift-diffusion and density-gradient models, ” Solid State Electronics, vol. 52, no. 4, pp. 526-532, 2008.
463. S. Reggiani, L. Silvestri, A. Cacciatori, et al., “Physically-based unified compact model for low-field carrier mobility in MOSFETs with different gate stacks and biaxial/uniaxial stress conditions, ” in IEEE IEDM Technical Digest, 2007.
464. L. Silvestri, S. Reggiani, E. Gnani, A. Gnudi, and G. Baccarani, “Unified model for lowfield electron mobility in bulk and SOI-MOSFETs with different substrate orientations and its application to quantum drift-diffusion simulation, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), pp. 129-132, 2008.
465. G. Curatola, G. Doornbos, J. Loo, Y.V. Ponomarev, and G. Iannaccone, “Detailed modeling of sub-100-nm MOSFETs based on Schrödinger DD per subband and experiments and evaluation of the performance gap to ballistic transport, ” IEEE Trans. on Electron Devices, vol. 52, pp. 1851-1858, 2005.
466. G. Fiori and G. Iannaccone, “Three-dimensional simulation of one-dimensional transport in silicon nanowire transistors, ” IEEE Trans. on Nanotechnology, vol. 6, pp. 524-529, 2007.
467. J.D. Bude, “MOSFET modeling into the ballistic regime, ” in Proc.SISPAD, pp. 23-26, 2000.
468. S. Eminente, N. Barin, P. Palestri, C. Fiegna, and E. Sangiorgi, “Small-signal analysis of decananometer bulk and SOI MOSFETs for analog/mixed-signal and RF applications using the time-dependent Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 54, pp. 2283-2292, Sept. 2007.
469. C. Fiegna, M. Braccioli, S.C. Brugger, et al., “Comparison of Monte Carlo transport models for nanometer-size MOSFETs, ” in Proc.SISPAD, pp. 57-60, 2007.
470. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semi-classical modelling of quasiballistic hole transport in nanoscale p-MOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
471. L. Lucci, P. Palestri, D. Esseni, and L. Selmi, “Multi-subband Monte Carlo modeling of nano-MOSFETs with strong vertical quantization and electron gas degeneration, ” in IEEE IEDM Technical Digest, pp. 631-634, 2005.
472. P. Palestri, R. Clerc, D. Esseni, L. Lucci, and L. Selmi, “Multi-subband-Monte Carlo investigation of the mean free path and of the kT layer in degenerated quasi-ballistic nanoMOSFETs, ” in IEEE IEDM Technical Digest, pp. 945-948, 2006.
473. D. Esseni, F. Conzatti, M. De Michielis, et al., “Semi-classical transport modelling of CMOS transistors with arbitrary crystal orientations and strain engineering, ” Journal of Computational Electronics, vol. 8, pp. 209-224, 2009.
474. F. Stern and W.E. Howard, “Properties of semiconductor surface inversion layers in the electric quantum limit, ” Phys. Rev., vol. 163, no. 3, pp. 816-835, 1967.
475. D. Esseni and P. Palestri, “Theory of the motion at the band crossing points in bulk semiconductor crystals and in inversion layers, ” Journal of Applied Physics, vol. 105, no. 5, pp. 053702-1-053702-11, 2009.
476. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Modeling of hole inversion layer mobility in unstrained and uniaxially strained Si on arbitrarily oriented substrates, ” Proc. European Solid State Device Res. Conf., pp. 390-393, September 2007.
477. M. De Michielis, D. Esseni, Y.L. Tsang, et al., “A semianalytical description of the hole band structure in inversion layers for the physically based modeling of pMOS transistors, ” IEEE Trans. on Electron Devices, vol. 54, no. 9, pp. 2164-2173, 2007.
478. L. Lucci, P. Palestri, D. Esseni, L. Bergagnini, and L. Selmi, “Multi-subband Monte Carlo study of transport, quantization and electron gas degeneration in ultra-thin SOI n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 54, no. 5, pp. 1156-1164, 2007.
479. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semiclassical modeling of quasiballistic hole transport in nanoscale pMOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
480. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion-layer mobilty in Si MOSFETs. Part II-Effect of surface orientations, ” IEEE Trans. on Electron Devices, vol. 41, no. 12, pp. 2363-2368, 1994.
481. S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion-layer mobilty in Si MOSFETs. Part I-Effect of substrate impurity concentration, ” IEEE Trans. on Electron Devices, vol. 41, no. 12, pp. 2357-62, 1994.
482. N. Serra and D. Esseni, “Mobility enhancement in strained n-FinFETs: Basic insight and stress engineering, ” IEEE Trans. on Electron Devices, vol. 57, no. 2, pp. 482-490, 2010.
483. N. Serra, F. Conzatti, D. Esseni, et al., “Experimental and physics based modeling assessment of strain induced mobility enhancement in FinFETs, ” in IEEE IEDM Technical Digest, pp. 71-74, 2009.
484. K. Uchida, A. Kinoshita, and M. Saitoh, “Carrier transport in (110) nMOSFETs: subband structures, non-parabolicity, mobility characteristics, and uniaxial stress engineering, ” in IEEE IEDM Technical Digest, pp. 1019-1022, 2006.
485. N. Serra and D. Esseni, “Basic insight about the strain engineering of n-type FinFETs, ” in Proc. Int. Conf. on Ultimate Integration on Silicon (ULIS), (Aachen), pp. 113-116, March 2009.
486. H. Irie, K. Kita, K. Kyuno, and A. Toriwni, “In-plane mobility anisotropy and universality under uni-axial strains in n- and p-MOS inversion layers on (100), (110), and (111) Si, ” in IEEE IEDM Technical Digest, pp. 225-228, 2004.
487. Q. Ouyang, M. Yang, J. Holt, et al., “Investigation of CMOS devices with embedded SiGe source/drain on hybrid orientation substrates, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 28-29, 2005.
488. S.E. Thompson, M. Armstrong, C. Auth, M. Alavi, and M. Buehler, “A 90-nm logic technology featuring strained-silicon, ” IEEE Trans. on Electron Devices, vol. 53, no. 11, pp. 1790-1797, 2004.
489. P.R. Chidambaram, C. Bowen, S. Chakravarthi, C. Machala, and R. Wise, “Fundamentals of silicon material properties for successful exploitation of strain engineering in modern CMOS manufacturing, ” IEEE Trans. on Electron Devices, vol. 53, no. 5, pp. 944-964, 2006.
490. D. Zhang, B.Y. Nguyen, T. White, et al., “Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 26-27, 2005.
491. x MOSFETs, ” IEEE Trans. on Electron Devices, vol. 52, no. 2, pp. 263-268, 2005.
492. T.-J.Wang, C.-H. Ko, S.-J. Chang, S.T.-M. Kuan, andW.-C. Lee, “The effects of mechanical uniaxial stress on junction leakage in nanoscale CMOSFETs, ” IEEE Trans. on Electron Devices, vol. 55, no. 2, pp. 572-577, 2008.
493. W. Zhao, A. Seabaugh, B. Winstead, D.Jovanovic, V. Adams, “Impact of uniaxial strain on the gate leakage currents of PD-SOI MOSFETs and ring oscillators with ultra-thin gate dielectric, ” in Device Research Conference Digest, pp. 199-200, 2005.
494. A. Shickova, P. Verheyen, G. Eneman, et al., “Reliability of strained-Si devices with post-oxide-deposition strain introduction, ” IEEE Trans. on Electron Devices, vol. 55, no. 12, pp. 3432-3441, 2008.
495. H.H. Hall, J. Bardeen, and G.L. Pearson, “The effects of pressure and temperature on the resistance of p-n junctions in germanium, ” Phys. Rev., vol. 84, no. 1, pp. 129-132, 1951.
496. C.S. Smith, “Piezoresistance effect in germanium and silicon, ” Phys. Rev., vol. 94, no. 1, pp. 42-49, 1954.
497. G.L. Bir and G.E. Pikus, Symmetry and Strain Induced Effects in Semiconductors. New York: John Wiley and Sons, 1974.
498. 1−x layers with low threading dislocation densities grown on Si substrates, ” Journal of Applied Physics, vol. 59, no. 7, pp. 811-813, 1991.
499. J. Welser, J.L. Hoyt, and J.F. Gibbons, “NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures, ” in IEEE IEDM Technical Digest, pp. 1000-1002, 1992.
500. J. Welser, J.L. Hoyt, S. Takagi, and F. Gibbons, “Strain dependence of the performance enhancement in Strained-Si n-MOSFETs, ” in IEEE IEDM Technical Digest, pp. 373-376, 1994.
501. J.Welser, J.L. Hoyt, and J.F. Gibbons, “Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors, ” IEEE Electron Device Lett., vol. 15, no. 3, pp. 100-102, Mar 1994.
502. Z.-Y. Cheng, M.T. Currie, C.W. Leitz, et al., “Electron mobility enhancement in strained-Si n-MOSFETs fabricated on SiGe-on-insulator (SGOI) substrates, ” IEEE Electron Device Lett., vol. 22, pp. 321-323, 2001.
503. B. Ghyselen, J.M. Hartmann, T. Ernst, et al., “Engineering strained silicon on insulator wafers with the Smart CutTM technology, ” Solid State Electronics, vol. 48, pp. 1285-1296, 2004.
504. x on insulator (SGOI) nMOSFETs, ” Solid State Electronics, vol. 50, pp. 566-572, 2006.
505. L.-J. Huang, J. Chu, S. Goma, et al., “Carrier mobility enhancement in strained Si-on-Insulator fabricated by wafer bonding, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 57-58, 2001.
506. K. Rim, K. Chan, L. Shi, et al., “Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs, ” in IEEE IEDM Technical Digest, pp. 49-53, 2003.
507. G. Scott, J. Lutze, M. Rubin, F. Nouri, and M. Manley, “NMOS drive current reduction caused by transistor layout and trench isolation induced stress, ” in IEEE IEDM Technical Digest, p. 827-830, 1999.
508. T. Matsumoto, S. Maeda, H. Dang, et al., “Novel SOI wafer engineering using low stress and high mobility CMOSFET with 〈100〉 channel for embedded RF/analog applications, ” in IEEE IEDM Technical Digest, pp. 663-666, 2002.
509. A. Steegen, M. Stucchi, A. Lauwers, and K.Maex, “Silicide induced pattern density and orientation dependent transconductance in MOS transistors, ” in IEEE IEDM Technical Digest, pp. 497-500, 1999.
510. S. Ito, H. Namba, K. Yamaguchi, et al., “Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design, ” in IEEE IEDM Technical Digest, pp. 247-251, 2000.
511. A. Shimizu, K. Hachimine, H.O.N. Ohki, et al., “Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement, ” in IEEE IEDM Technical Digest, p. 433-436, 2001.
512. H.S. Yang, R. Malik, S. Narasimha, et al., “Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing, ” in IEEE IEDM Technical Digest, p. 1075-1077, 2004.
513. C.D. Sheraw, M. Yang, D.M. Fried, et al., “Dual stress liner enhancement in hybrid orientation technology, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 12-13, 2005.
514. S. Eneman, P. Verheyen, R. Rooyackers, et al., “Layout impact on the performance of a locally strained p-MOSFET, ” in IEEE Symposium on VLSI Technology - Technical Digest, pp. 22-23, 2005.
515. M. Horstmann, A. Wei, T. Kammler, et al., “Integration and optimization of embedded-SiGe, compressive and tensile stressed liner films, and stress memorization in advanced SOI CMOS technologies, ” in IEEE IEDM Technical Digest, pp. 233-236, 2005.
516. 2 SRAM cell, ” in IEEE IEDM Technical Digest, pp. 657—660, 2004.
517. K.-W. Ang, K.J. Chui, V. Bliznetsov, et al., “Enhanced performance in 50 nm n-MOSFETs with silicon-carbon source/drain regions, ” in IEEE IEDM Technical Digest, pp. 1069-1071, 2004.
518. K.-W. Ang, K.-J. Chui, V. Bliznetsov, et al., “Lattice strain analysis of transistor structures with silicon-germanium and silicon-carbon source/drain stressors., ” Applied Physics Letters, vol. 86, no. 9, p. 093102, 2005.
519. K.J. Chui, K.W. Ang, N. Balasubramanian, M.G.S. Samudra, and Y.C. Yeo, “n-MOSFET with silicon-carbon source/drain for enhancement of carrier transport, ” IEEE Trans. on Electron Devices, vol. 54, p. 249-256, 2007.
520. B.A. Auld, Acoustic Fields and Waves in Solids. Malabar, Florida: Krieger Publishing Company, 1990.
521. M. Bao, Micro Mechanical Transducers, vol. 8 of Handbook of Sensors and Actuators. The Netherlands: Elsevier Science, 2000.
522. C. Kittel, Introduction to Solid State Physics. New York: John Wiley and Sons, 1996.
523. M. Levinshtein, S. Rumyantsev, and M. Shur, Handbook series on Semiconductor Parameters, vol. 1.2. London World Scientific, 1999.
524. J.M. Hinckley and J. Singh, “Influence of substrate composition and crystallographic orientation on the band structure of pseudomorphic Si-Ge alloy films, ” Phys. Rev. B, vol. 42, no. 6, p. 35-46, 1990.
525. M.V. Fischetti and S.E. Laux, “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys, ” Journal of Applied Physics, vol. 80, p. 2234, 1996.
526. E. Ungersboeck, S. Dhar, G. Karlowatz, et al., “The effect of general strain on the band structure and electron mobility of silicon, ” IEEE Trans. on Electron Devices, pp. 2183-2190, Sept. 2007.
527. C.G. Van de Walle and R.M. Martin, “Theoretical calculations of heterojunction discontinuities in the Si /Ge system, ” Phys. Rev. B, vol. 34, no. 8, pp. 5621-5634, 1986.
528. x heterostructures, ” Journal of Applied Physics, vol. 70, no. 1, pp. 2136-2151, 1991.
529. F. Schäffler, “High-mobility Si and Ge structures, ” Semiconductor Science Technology, vol. 12, pp. 1515-1549, 1997.
530. R.A. Logan, J.M. Rowell, and F.A. Trumbore, “Phonon spectra of Ge-Si alloys, ” Phys. Rev., vol. 136, no. 6A, p. A1751, 1964.
531. S.E. Ungersboeck, Advanced Modeling of Strained CMOS Technology. PhD thesis, Technischen Universität Wien, Wien, Austria, 2007.
532. N. Serra and D. Esseni, “Mobility enhancement in strained n-FinFETs: basic insight and stress engineering, ” IEEE Trans. on Electron Devices, vol. 57, no. 2, pp. 482-490, 2010.
533. N. Serra, F. Conzatti, D. Esseni, et al., “Experimental and physics-based modeling assessment of strain induced mobility enhancement in FinFETs, ” in IEEE IEDM Technical Digest, pp. 71-74, 2009.
534. D. Esseni, F. Conzatti, M. De Michielis et al., “Semi-classical transport modelling of CMOS transistors with arbitrary crystal orientations and strain engineering, ” Journal of Computational Electronics, vol. 8, pp. 209-224, 2009.
535. y substrates, ” Phys. Rev. B, vol. 48, no. 19, pp. 14276-14287, 1993.
536. J.C. Hensel, H. Hasegawa, and M. Nakayama, “Cyclotron resonance in uniaxially stressed silicon. II. Nature of the covalent bonds, ” Phys. Rev., vol. 138, no. 1A, p. A225, 1965.
537. L.D. Laude, F.H. Pollak, and M. Cardona, “Effects of uniaxial stress on the indirect exciton spectrum of silicon, ” Phys. Rev. B, vol. 3, no. 8, p. 2623, 1971.
538. K. Uchida, A. Kinoshita, and M. Saitoh, “Carrier transport in (110) nMOSFETs: subband structures, non-parabolicity, mobility characteristics, and uniaxial stress engineering, ” in IEEE IEDM Technical Digest, pp. 1019-1022, 2006.
539. V. Sverdlov, E. Ungersboeck, H. Kosina, and S. Selberherr, “Effects of shear strain on the conduction band in silicon: An efficient two-band k·p theory, ” in Proc. European Solid State Device Res. Conf., pp. 386-389, 2007.
540. A. Dalla Serra, A. Abramo, P. Palestri, L. Selmi, and F. Widdershoven, “Closed- and open-boundary models for gate-current calculation in n-MOSFETs, ” IEEE Trans. on Electron Devices, vol. 48, no. 8, pp. 1811-1815, 2001.
541. V. Sverdlov, D. Esseni, O. Baumgartner, et al., “The linear combination of bulk bandsmethod for electron and hole subband calculations in strained silicon films and surface layers, ” in International Workshop on Computational Electronics, pp. 49-52, 2009.
542. T. Manku and A. Nathan, “Valence energy-band structure for strained group-IV semiconductors, ” Journal of Applied Physics, vol. 73, no. 3, pp. 1205-1213, 1993.
543. R. Oberhuber, G. Zandler, and P. Vogl, “Subband structure and mobility of two-dimensional holes in strained Si/SiGe MOSFET's, ” Phys. Rev. B, vol. 58, no. 15, pp. 9941-9948, 1998.
544. M.V. Fischetti, Z. Ren, P.M. Solomon, M. Yang, and K. Rim, “Six-band k·p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness, ” Journal of Applied Physics, vol. 94, no. 2, pp. 1079-1095, 2003.
545. A.T. Pham, C. Jungemann, and B. Meinerzhagen, “Modeling of hole inversion layer mobility in unstrained and uniaxially strained Si on arbitrarily oriented substrates, ” in Proc. European Solid State Device Res. Conf., pp. 390-393, 2007.
546. x alloys modeled with a first-principles-optimized full-zone k·p method, ” Phys. Rev. B, vol. 74, no. 19, pp. 195208-195228, 2006.
547. D. Rideau, M. Feraille, M. Michaillat, et al., “On the validity of the effective mass approximation and the Luttinger k·p model in fully depleted SOI MOSFETs, ” Solid State Electronics, vol. 53, pp. 452-460, 2008.
548. K. Huet, M. Feraille, D. Rideau, et al., “Experimental and theoretical analysis of transport in uniaxially strained pMOSFETs, ” in Proc. European Solid State Device Res. Conf., pp. 234-237, 2008.
549. M.V. Fischetti, F. Gamiz, and W. Hansch, “On the enhanced electron mobility in strainedsilicon inversion layers, ” Journal of Applied Physics, vol. 92, no. 12, pp. 7320-7324, 2002.
550. D. Ponton, L. Lucci, P. Palestri, D. Esseni, and L. Selmi, “Assessment of the impact of biaxial strain on the drain current of decanometric n-MOSFET, ” in Proc. European Solid State Device Res. Conf., pp. 166-169, 2006.
551. G. Comparone, P. Palestri, D. Esseni, L. Lucci, and L. Selmi, “A better understanding of the requirements for predictive modeling of strain engineering in nMOS transistors, ” Jour. of Computational and Theoretical Nanoscience, vol. 5, no. 6, pp. 1106-1114, 2008.
552. O. Bonno, S. Barraud, D. Mariolle, and F. Andrieu, “Measurement of conduction band deformation potential constants using gate direct tunneling current in n-type metal oxide semiconductor field effect transistors under mechanical stress, ” Journal of Applied Physics, vol. 103, pp. 063715.1-063715.9, 2008.
553. M.H. Evans, M. Caussanel, R.D. Schrimpf, and S.T. Pantelides, “First-principles modeling of double-gate UTSOI MOSFETs, ” in IEEE IEDM Technical Digest, pp. 611-614, 2005.
554. G. Hadjisavvas, L. Tsetseris, and S. Pantelides, “The origin of electron mobility enhancement in strained MOSFETs, ” IEEE Electron Device Lett., vol. 28, no. 11, pp. 1018-1020, 2007.
555. S.H. Olsen, A.G. O’Neill, P. Dobrosz, et al., “Study of strain relaxation in Si /SiGe metal-oxide-semiconductor field-effect transistors, ” Journal of Applied Physics, vol. 97, p. 114504, 2005.
556. M. Currie, C. Leitz, T. Langdo, G. Taraschi, and E. Fitzgerald, “Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates, ” Journal of Vacuum Science and Technology B, vol. 19, pp. 2268-2279, 2001.
557. C.W. Leitz, M.T. Currie, M.L. Lee, et al., “Hole mobility enhancements and alloy scatteringlimited mobility in tensile strained Si/SiGe surface channel metal-oxide-semiconductor field-effect transistors, ” Journal of Applied Physics, vol. 92, pp. 3745-3751, 2002.
558. S.E. Thompson, S. Suthram, Y. Sun, et al., “Future of strained Si/semiconductors in nanoscale MOSFETs, ” in IEEE IEDM Technical Digest, pp. 681-684, 2006.
559. L. Smith, V. Moroz, G. Eneman, et al., “Exploring the limits of stress-enhanced hole mobility, ” IEEE Electron Device Lett., vol. 26, no. 9, pp. 652-654, 2005.
560. L. Washington, F. Nouri, S. Thirupapuliyur, et al., “pMOSFET with 200% mobility enhancement induced by multiple stressors, ” IEEE Electron Device Lett., vol. 27, no. 6, pp. 511-513, 2006.
561. M. De Michielis, D. Esseni, P. Palestri, and L. Selmi, “Semi-classical modelling of quasiballistic hole transport in nanoscale p-MOSFETs based on a multi-subband Monte Carlo approach, ” IEEE Trans. on Electron Devices, vol. 56, no. 9, pp. 2081-2091, 2009.
562. F. Conzatti, M. De Michielis, D. Esseni, and P. Palestri, “Drain current improvements in uniaxially strained p-MOSFETs: A multi-subband Monte Carlo study, ” Solid State Electronics, vol. 53, pp. 706-711, 2009.
563. Y. Zhao, M. Takenaka, and S. Takagi, “Comprehensive understanding of surface roughness and Coulomb scattering mobility in biaxially-strained Si MOSFETs, ” in IEEE IEDM Technical Digest, pp. 577-580, 2008.
564. International Technology Roadmap for Semiconductors 2007. Public home page http://www.itrs.net.