The Movidius Myriad architecture's potential for scientific computing

IEEE Micro

Volumn 35, Issue 1, 2015, Pages 6-14

  Ionicə, Mircea Horea ^a   Gregg, David ^a  

^a TRINITY COLLEGE DUBLIN   (Ireland)

Author keywords

linear algebra; low power; mobile processor; multicore

Indexed keywords

COMPUTER VISION; ENERGY EFFICIENCY; LINEAR ALGEBRA;

COMPUTATIONAL KERNELS; COMPUTING POWER; DESIGN AND IMPLEMENTATIONS; LOW POWER; MOBILE PROCESSORS; MOBILE SYSTEMS; MULTI CORE; ULTRA-LOW POWER;

SIGNAL PROCESSING;

EID: 84925047573     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2015.4     Document Type: Article

References (12)

1. M. Ali et al., "Level-3 BLAS on the TI C6678 Multi-Core DSP," Proc. IEEE 24th Int'l Symp. Computer Architecture and High Performance Computing, 2012, pp. 179-186.
2. S. Williams et al., "The Potential of the Cell Processor for Scientific Computing," Proc. 3rd Conf. Computing Frontiers, 2006, pp. 9-20.
3. D. Moloney et al., "1TOPS/WSoftware Programmable Media Processor," Hot Chips 23, 2011; www.hotchips.org/wp-content /uploads/hc archives/hc23/HC23.19.8-Video /HC23.19.811-1TOPS-Media-Moloney-Movidius.pdf.
4. J.J. Dongarra et al., "A Set of Level 3 Basic Linear Algebra Subprograms," ACM Trans. Mathematical Software, vol. 16, no. 1, 1990, pp. 1-17.
5. D.C. Snowdon, S. Ruocco, and G. Heiser, "Power Management and Dynamic Voltage Scaling: Myths and Facts," Proc. Workshop Power Aware Real-Time Computing, 2005; www.ssrg.nicta.com.au/publications /papers/Snowdon RH 05.abstract.pml.
6. A. Miyoshi et al., "Critical Power Slope: Understanding the Runtime Effects of Frequency Scaling," Proc. 16th Int'l Conf. Supercomputing (ICS 02), 2002, pp. 35-44.
7. B.R. Rau and C.D. Glaeser, "Some Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing," Proc. 14th Ann. Workshop Microprogramming (MICRO 14), 1981, pp. 183-198.
8. I. Kodukula et al., "An Experimental Evaluation of Tiling and Shackling for Memory Hierarchy Management," Proc. 13th Int'l Conf. Supercomputing (ICS 99), 1999, pp. 482-491.
9. F.D. Igual et al., "Unleashing the High-Performance and Low-Power of Multi-core DSPs for General-Purpose HPC," Proc. Int'l Conf. High Performance Computing, Networking, Storage and Analysis (SC 12), 2012, pp. 26:1-26:11.
10. A. Pedram, R. van de Geijn, and A. Gerstlauer, "Codesign Tradeoffs for High-Performance, Low Power Linear Algebra Architectures," IEEE Trans. Computers, vol. 61, no. 12, 2012, pp. 1724-1736.
11. Intel Xeon Phi Product Family: Performance Brief, Intel, Dec. 2013; www.intel.com /content/www/us/en/benchmarks/xeon-phi-product-family-performance-brief.html.
12. S. Oberlin, Accelerating Exascale: How the End of Moore's Law Scaling is Changing the Machines You Use, the Way You Code, and the Algorithms You Use, Nvidia, Mar. 2014; www.siam.org/meetings/ex14/02-oberlin-slides.pdf.