Single-cycle collective communication over a shared network fabric

Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014

Volumn , Issue , 2015, Pages 1-8

  Krishna, Tushar ^a   Peh, Li Shiuan ^b  

^a INTEL CORPORATION   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORESTRY; MESH GENERATION; ROUTERS;

COHERENCE PROTOCOL; COLLECTIVE COMMUNICATIONS; COLLECTIVE FLOW; DIRECTORY PROTOCOL; NETWORK FABRIC; ON-CHIP NETWORKS; SHARED NETWORK; STATE OF THE ART;

NETWORK-ON-CHIP;

COMMUNICATION; FABRIC; NETWORKS;

EID: 84922525869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2014.7008755     Document Type: Conference Paper

References (27)

1. P. Conway and B. Hughes, "The AMD Opteron Northbridge Architecture," IEEE Micro, vol. 27, pp. 10-21, Mar. 2007.
2. M. M. K. Martin et al., "Token Coherence: Decoupling Performance and Correctness," in ISCA, Jun. 2003.
3. N. Jerger et al., "Virtual Circuit Tree Multicasting: A Case for On-chip Hardware Multicast Support," in ISCA, 2008.
4. P. A. Fidalgo et al., "MRR: Enabling Fully Adaptive Multicast Routing for CMP Interconnection Networks," in HPCA, 2009.
5. S. Rodrigo et al., "Efficient Unicast and Multicast Support for CMPs," in MICRO, 2008, pp. 364-375.
6. L. Wang et al., "Recursive Partitioning Multicast: A Bandwidth-Efficient Routing for Networks-on-Chip," in NOCS, 2009.
7. F. A. Samman et al., "Multicast Parallel Pipeline Router Architecture for Network-on-Chip," in DATE, 2008, pp. 1396-1401.
8. T. Krishna et al., "Towards the Ideal On-Chip Fabric for 1-to-Many and Many-to-1 Communication," in MICRO, 2011.
9. S. Ma et al., "Supporting efficient collective communication in NoCs," in HPCA, 2012, pp. 165-176.
10. J. Oh et al., "TLSync: support for multiple fast barriers using on-chip transmission lines," in ISCA, 2011, pp. 105-116.
11. J. L. Abellán et al., "Efficient and Scalable Barrier Synchronization for Many-Core CMPs," in ICCF, 2010, pp. 73-74.
12. V. Krishnan et al., "The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors," Int. J. Parallel Program., vol. 29, pp. 3-33, Feb. 2001.
13. R. Ho, "On-Chip Wires: Scaling and Efficiency," Ph.D. dissertation, Stanford University, Aug 2003.
14. B. Kim and V. Stojanović, "Equalized Interconnects for On-Chip Networks: Modeling and Optimization Framework," in ICCAD, 2007.
15. T. Krishna et al., "Breaking the On-Chip Latency Barrier Using SMART," in HPCA, 2013, pp. 378-389.
16. C.-H. O. Chen et al., "SMART: A Single-Cycle Reconfigurable NoC for SoC Applications," in DATE, 2013, pp. 338-343.
17. http://www.itrs.net.
18. C. Sun et al., "DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling," in NOCS, 2012, pp. 201-210.
19. N. Agarwal et al., "GARNET: A Detailed On-chip Network Model inside a Full-system Simulator," in ISPASS, 2009, pp. 33-42.
20. M. M. K. Martin et al., "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset," CAN, 2005.
21. S. C. Woo et al., "The SPLASH-2 Programs: Characterization and Methodological Considerations," in ISCA, 1995, pp. 24-36.
22. C. Bienia et al., "The PARSEC Benchmark Suite: Characterization and Architectural Implications," in PACT, 2008.
23. http://www.windriver.com/products/simics.
24. A. Gottlieb et al., "The NYU Ultracomputer-Designing a MIMD Shared Memory Parallel Computer," IEEE Trans. on Computers, vol. 32, pp. 175-189, 1983.
25. A. Gara et al., "Overview of the Blue Gene/L system architecture," IBM J. Res. Dev., vol. 49, pp. 195-212, Mar. 2005.
26. G. F. Pfister et al., "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," in ICPP, 1985.
27. M. A. Watkins et al., "ReMAP: A reconfigurable heterogeneous multicore architecture," in MICRO, 2010.