Prospects of gigascale integration (GSI) beyond 2003

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 1993, Pages 124-125

  Meindl, J D ^a   De, V K ^a   Agrawal, B ^a  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT INTERCONNECTS;

AVERAGE POWER; GATE-DELAY TIME; GIGASCALE INTEGRATION; INTERCONNECT CIRCUITS; SWITCHING TRANSITIONS; THEORETICAL LIMITS; TRANSISTOR CHIPS;

DELAY CIRCUITS;

EID: 84921176678     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.1993.280057     Document Type: Conference Paper

References (14)

1. Meindl, J. D., "Theoretical, Practical and Analogical Limits in ULSI", Technical Digest, IEEE International Electron Devices Meeting, pp. 8-13, Dec. 1983.
2. Meindl, J. D., "The Evolution of Solid State Circuits: 1958-1992-20", ISSCC Commemorative Supplement, pp. 23-26, Feb 1993.
3. Fischetti, M. V., "Monte Carlo Simulation of Transport in Technoiogy Significant Semiconductors of the Diamond and Zinc-Blend Structures-Part I: Homogeneous Transport", IEEE T. Electron Devices, vol. 38, no. 3, pp. 634-649, Mar. 1991.
4. Fischetti, M. V., S. E. Lam, "Monte Carlo Simulation ofTransport in Technologically Significant Semiconductors of the Diamond and Zinc-Blend Structures-Part 11: Submicrometer MOSFET's", IEEE T. Electron Devices, vol. 38, no. 3, pp. 650-660, Mar. 1991.
5. Yan, R. H., et al., "Scaling the Si MOSFET; From Bulk to SO1 to Bulk, IEEE TED, vol. 39, no. 7, pp. 1704-1710, July 1992.
6. Pimbley, J. M., J. D. Meindl, "MOSFET Scaling Limits Determined by Subthreshold Conduction", IEEE T. Electron Devices, vol. 36, no. 9, pp. 1711-1721, Sept. 1989.
7. Private Communication from Bhavna Agrawal, to be published. I81 De, V. IC, J. D. Meindl, "An Analytical ThresholdVoltage and Suh-Threshold Current Model for Short-Channel MESFETs", IEEE J. Solid-state Circuits, accepted for publication.
8. De, V. K., J. D. Meindl, "An Analytical Threshold Voltage and Suh-Threshold Current Model for Short-Channel AIGaAs/GaAs MODFETs", IEEE J. Solid-state Circuits, accepted for publication.
9. De, V. IC, J. D. Meindl, "Comparative Performance Limits of MOSFET, MESFET and MODFET Digital Circuits", Proc of IEEE Custom IC Conf., pp. 18.8.1-18.8.4, May 1990.
10. Swanson, R. M., J. D. Meindl, "Ion Implanted Complementary MOS Transistors in Low Voltage Circuits", IEEE J. Solid-State Circuits, SC-7(2), pp. 146-153, Apr. 1972.
11. Bakoglu, H. B., J. D. Meindl, "Optimal Interconnection Circuits for VLSI", IEEE T. Electron Devices, ED-32-(5), pp. 903-909, May 1985.
12. Bakoglu, H. B., J. D. Meindl, "A System-Level Circuit Model for Multi-And-Single-Chip CPU's", ISSCC DIGEST OF TECHNICAL PAPERS, pp. 308-309, Feb. 1987.
13. Keyes, R. W., "Physical Limits in Digital Electronics", Proc IEEE, vol. 63, no. 5, pp. 740-766, May 1975.
14. [151 Keyes, R. W., "The Evolution of Digital Electronics Towards VLSI", IEEEJ.Solid-StateCircuits, voSl.C-l4, no. 2, pp. 193-201, Apr. 1979.