Improving node-level mapreduce performance using processing-in-memory technologies

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 8806, Issue , 2014, Pages 425-437

  Islam, Mahzabeen ^a   Scrbak, Marko ^a   Kavi, Krishna M ^a   Ignatowski, Mike ^b   Jayasena, Nuwan ^b  

^a UNIVERSITY OF NORTH TEXAS   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

3D DRAM; Big Data; MapReduce; Processing in Memory

Indexed keywords

BIG DATA; CLUSTER COMPUTING; DATA ANALYTICS; ENERGY EFFICIENCY; THREE DIMENSIONAL INTEGRATED CIRCUITS;

3D DRAMS; CENTRAL PROCESSORS; ENERGY EFFICIENT SYSTEMS; MAP-REDUCE; MAP-REDUCE PROGRAMMING; PRELIMINARY ANALYSIS; PROCESSING IN MEMORY; SERVER ARCHITECTURE;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84920083521     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-319-14313-2_36     Document Type: Conference Paper

References (26)

1. Apache Hadoop, http://hadoop.apache.org/
2. Black, B., Annavaram, M., Brekelbaum, N.: DeVale, et al.: Die stacking (3D) microarchitecture. In: Micro, pp. 469-479. IEEE (2006)
3. Chen, R., Chen, H.: Tiled-MapReduce: Efficient and Flexible MapReduce Processing on Multicore with Tiling. Transactions on Architecture and Code Optimization 10(1), 3 (2013)
4. Hybrid Memory Cube Consortium, http://hybridmemorycube.org/
5. Dean, J., Ghemawat, J., Mapreduce, S.: Simplified data processing on large clusters. In: Proceedings of the Conference on Symposium on OSDI, vol. 6 (2004)
6. Draper, J., Chame, J., Hall, M., et al.: The architecture of the DIVA processingin-memory chip. In: Proceedings of the Supercomputing, pp. 14-25. ACM (2002)
7. HSA Foundation, http://www.hsafoundation.com/
8. He, B., Fang, W., Luo, Q., et al.: Mars: a MapReduce framework on graphics processors. In: Proceedings of Parallel architectures and compilation techniques, pp. 260-269. ACM, (2008)
9. JEDEC, http://www.jedec.org/category/technology-focus-area/3d-ics-0
10. Rezaei, M., Kavi, K.M.: Intelligent memory manager: Reducing cache pollution due to memory management functions. Journal of Systems Architecture 52(1), 41-55 (2006)
11. Mao, Y., Morris, R., Kaashoek, M.F.: Optimizing MapReduce for multicore architectures. In: CSAIL, Massachusetts Institute of Technology, Tech. Rep. (2010)
12. Loh, G., Jayasena, N., Oskin, M., et al.: A Processing in Memory Taxonomy and a Case for Studying Fixed-function PIM. In: Near-Data Processing Workshop (2013)
13. Patterson, D., Anderson, T., Cardwell, N., et al.: A case for intelligent RAM. Micro. 17(2), 34-44 (1997)
14. Plimpton, S.J., Devine, K.D.: MapReduce in MPI for large-scale graph algorithms. Parallel Computing 37(9), 610-632 (2011)
15. Pugsley, S.H., Jestes, J., Zhang, H.: NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads. In: International Symposium on Performance Analysis of Systems and Software (2014)
16. Phoenix System for MapReduce Program, http://mapreduce.stanford.edu/
17. Stuart, J.A., Owens, J.D.: Multi-GPU MapReduce on GPU clusters. In: Parallel and Distributed Processing Symposium, pp. 1068-1079. IEEE (2011)
18. Talbot, J., Yoo, R.M., Kozyrakis, C.: Phoenix++: modular MapReduce for sharedmemory systems. In: Proceedings of the International Workshop on MapReduce and its Applications, pp. 9-16. ACM (2011)
19. Torrellas, J.: FlexRAM: Toward an advanced Intelligent Memory system: A retrospective paper. In: Intl. Conference on Computer Design, pp. 3-4. IEEE (2012)
20. Zhang, D.P., Jayasena, N., Lyashevsky, A., et al.: A new perspective on processingin-memory architecture design. In: Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, p. 7. ACM (2013)
21. ARM, http://www.arm.com/products/processors/cortex-a/cortex-a5.php
22. Atmel SAMA5D3, http://www.atmel.com/microsite/sama5d3/highlights.aspx
23. Graham, S.: HMC Overview. In: Memcon Proceedings (2012)
24. Zhang, D., Jayasena, N., Lyashevsky, A., et al.: TOP-PIM: throughput-oriented programmable processing in memory. In: Proceedings of International Symposium on High-Performance Parallel and Distributed Computing, pp. 85-98. ACM (2014)
25. gem5 Simulator System, http://www.m5sim.org
26. Ferdman, M., Adileh, A., Kocberber, O., et al.: A Case for Specialized Processors for Scale-Out Workloads. In: Micro, pp. 31-42. IEEE, (2014)