Efficient bit-serial VLSI implementation of the 4 × 4-point discrete cosine transform

International Journal of Electronics

Volumn 77, Issue 2, 1994, Pages 259-267

  Tatsaki, Anna ^a   Burekas, Bob ^a   Goutis, Costas ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84911455847     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207219408926055     Document Type: Article

References (14)

1. Ahmed, N., Nataraian, T., and Rao, K. R., 1974, Discrete cosine transform. IEEE Transactions on Communications, 23, 90-93.
2. Chan, S., and Ho, K. L, 1991, A new two-dimensional fast cosine transform. IEEE Transactions on Signal Processing, 2, 481-485.
3. Chen, I. N., and Willoner, R., 1979, An O(n) parallel multiplier with bit-sequential input and output. IEEE Transactions on Computers, 10, 771-727.
4. Cho, N. I., and Lee, S. U., 1991, Fast algorithm and implementation of 2-D discrete cosine transform. IEEE Transactions on Circuits and Systems, 3, 297-305.
5. Dre, C., Tatsaki, A., Stouraitis, T., and Goutis, C., 1993, A novel prime factor algorithm for the 1-D and 2-D discrete cosine transform. Proceedings of the 1993 European Conference on Circuit Theory and Design (ECCTD’93), pp. 797-802.
6. Duhamel, P., and Guillemot, C., 1990, Polynomial transform computation of the 2-D DCT. Proceedings of the 1990 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP’90), pp. 1515-1517.
7. Gnanasekaran, R., 1983, On a bit-serial input and bit-serial output multiplier. IEEE Transactions on Computers, 9, 1328-1330.
8. Sips, H. J., 1982, Comments on ‘An O(n) parallel multiplier with bit-sequential input and output’. IEEE Transactions on Computers, 4, 325-327.
9. Strader, N. R., and Rhyne, V. T., 1982, A canonical bit-sequential multiplier. IEEE Transactions on Computers, 8, 791-795.
10. Sun, M. T., Chen, T. C., and Gottlieb, A. M., 1989, VLSI implementation of a 16 x 16 discrete cosine transform. IEEE Transactions on Circuits and Systems, 4, 610-617.
11. Sun, M. T., Wu, L., and Liou, M. L., 1987, A concurrent architecture for VLSI implementation of the discrete cosine transform. IEEE Transactions on Circuits and Systems, 8, 992-994.
12. Ta, N., Attikiouzel, Y., and Crebbin, G., 1991, An efficient algorithm for computing twodimensional discrete cosine transforms. Proceedings of the 1991 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP’91), pp. 396-399.
13. Uramoto, S., Inoue, Y., Takabatake, A., Yamashita, Y., Terane, H., and Yoshimoto, M., 1992, A 100 MHz 2-D discrete cosine transform core processor. IEEE Transactions on Solid-State Circuits, 4, 492-499.
14. Vetterli, M., 1985, IEEE Transactions on Solid-State Circuits, 4, 1538-154.