Enhancing compiler techniques for memory energy optimizations

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2491, Issue , 2002, Pages 364-381

  Zambreno, Joseph ^a   Kandemir, Mahmut Taylan ^b   Choudhary, Alok ^a  

^a Northwestern University   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; HEURISTIC ALGORITHMS; PROGRAM COMPILERS;

CACHE ENERGY CONSUMPTION; COMPILER OPTIMIZATIONS; MODERN MICROPROCESSOR; OPTIMIZATION STRATEGY; OPTIMIZING COMPILERS; PERFORMANCE OPTIMIZATIONS; PERFORMANCE-ORIENTED; TOTAL ENERGY CONSUMPTION;

OPTIMIZATION;

EID: 84910676263     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45828-x_27     Document Type: Conference Paper

References (30)

1. R. Balasubramonian, D. H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose architectures. In Proc. of the 33rd Int’l Symposium on Microarchitecture (MICRO), 2000.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architecturallevel power analysis and optimizations. In Proc. of the 27th Int’l Symposium on Computer Architecture (ISCA), 2000.
3. D. Burger and T. Austin The SimpleScalar tool set, version 2.0. Techincal Report CS-TR-97-1342. University of Wisconsin-Madison, 1997.
4. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle: Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, 1995.
5. Chandrakasan and R. Brodersen. Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995.
6. G. Chen, R. Shetty, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and M. Wolczko. Tuning Garbage Collection in an embedded Java environment. In Proc. of the 8th Int’l Symposium on High Performance Computer Architecture (HPCA), 2002.
7. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. DRAM energy management using software and hardware directed power mode control. In Proc. of the 7th Int’l Symposium on High Performance Computer Architecture (HPCA), 2001.
8. J. Edmondon et al. Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor. Digital Technical Journal, 1995.
9. N. B. I. Hajj, C. Polychronopoulos, and G. Stamoulis. Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors. In Proc. of Int’l Symposium on Low-Power Electronics and Design (ISLPED), 1998.
10. A. Halambi, A. Shrivastava, P. Biswas, N. Dutt, and A. Nicolau. An efficient compiler technique for code size reduction using reduced bit-width ISAs. In Proc. of Design, Automation, and Test in Europe (DATE), 2001.
11. R. Joseph and M. Martonosi. Run-time power estimation in high-performance micrprocessors. In Proc. of Int’l Symposium on Low-Power Electronics and Design (ISLPED), 2001.
12. M. B. Kamble and K. Ghose. Analytical energy dissipation models for lowpower caches. In Proc. of Int’l Symposium on Low-Power Electronics and Design (ISLPED), 1995.
13. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. In Proc. of the 28th Int’l Symposium on Computer Architecture (ISCA), 2001.
14. A. R. Lebeck, X. Fan, H. Zeng, and C. S. Ellis. Power-aware page allocation. In Proc. of the 9th Int’l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX), 2000.
15. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: a tool for evaluating and synthesizing multimedia and communication systems. In Proc. of the 30th Int’l Symposium on Microarchitecture (MICRO), 1997.
16. R. Leupers. Code Optimization Techniques for Embedded Processors, Kluwer Academic Publishers, 2000.
17. H. Mehta, R. M. Owens, M. J. Irwin, R. Chen, and D. Ghosh. Techniques for lowenergy software. In Proc. of the 25th Int’l Symposium on Computer Architecture (ISCA), 1998.
18. MIPSpro compiling and performance tuning guide. Silicon Graphics, Inc., 1999.
19. J. Montanaro et al. A 160-MHz, 32-b, 0.5W CMOS RISC microprocessor. Digital Technical Journal, 1996.
20. R. Morgan. Building an Optimizing Compiler, Butterworth-Heinemann, 1998.
21. S. Muchnick. Advanced Compiler Design and Implementation, Morgan Kaufmann Publishers, 1997.
22. M. D. Powell, S-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In Proc. of Int’l Symposium on Low-Power Electronics and Design (ISLPED), 2001.
23. J. Ramanujam, J. Hong, M. Kandemir, and A. Narayan. Reducing memory requirements of nested loops for embedded systems. In Proc. of the 38th Design Automation Conference (DAC), 2001.
24. D. Singh and V. Tiwari. Power challenges in the Internet world. In Cool Chips Tutorial: An Industrial Perspective on Low-Power Processor Desgin held in conjunction with The 32nd Int’l Symposium on Microarchitecture (MICRO), 1999.
25. The Standard Performance Evaluation Corporation. http://www.spec.org.
26. N. Vijaykrishnan, M. Kandemir, M. H. Irwin, H. S. Kim, and W. Ye. Energydriven integrated hardware-software optimizations using SimplePower. In Proc. of the 27th Int’l Symposium on Computer Architecture (ISCA), 2000.
27. S. E. Wilton and N. Jouppi. An enhanced access and cycle time model for on-chip caches. In DEC WRL Research Report 93/5, 1994.
28. M. Wolf, D. Maydan, and D. Chen. Combining loop transformations considering caches and scheduling. In Proc. of the 30th Int’l Symposium on Microarchitecture (MICRO), 1997.
29. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.
30. Y. Ye, S. Borkar, and V. De. A new technique for standby leakage reduction in high-performance circuits. In IEEE Symposium on VLSI Circuits, 1998.