Hardware fault recovery for I/O intensive applications

ACM Transactions on Architecture and Code Optimization

Volumn 11, Issue 3, 2014, Pages 1-25

  Ramachandran, Pradeep ^a   Hari, Siva Kumar Sastry ^b   Li, Manlap ^c   Adve, Sarita V ^d  

^a INTEL TECHNOLOGY INDIA PVT LTD   (India)

^b NVIDIA   (United States)

^c Latham and Watkins LLP   (United States)

^d UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Fault tolerance; Hardware reliability; I O recovery

Indexed keywords

ELECTRIC FAULT CURRENTS; FAULT TOLERANCE;

ASSOCIATED COSTS; CHECKPOINT INTERVALS; COMMODITY SYSTEMS; DEDICATED HARDWARE; HARDWARE FAILURES; HARDWARE RELIABILITY; PRACTICAL SOLUTIONS; SOFTWARE EXECUTION;

RECOVERY;

EID: 84910153509     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2656342     Document Type: Article

References (49)

1. Periklis Akritidis, Cristian Cadar, Costin Raiciu, Manuel Costa, and Miguel Castro. 2008. Preventing Memory Error Exploits with WIT. In SOSP. 263-277.
2. Todd M. Austin. 1998. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In MICRO. 196-207.
3. D. Bernick, J. Smullen, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, and J. Klecka. 2005. NonStop Advanced Architecture. In DSN. 12-21.
4. Shekhar Borkar. 2005. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE Micro 25, 6 (2005), 10-16.
5. Fred A. Bower, Daniel J. Sorin, and Sule Ozev. 2007. Online Diagnosis of Hard Faults in Microprocessors. Transactions on Architecture and Code Optimization 4, 2 (2007).
6. Greg Bronevetsky, Daniel Marques, Keshav Pingali, and Radu Rugina. 2008. Compiler-Enhanced Incremental Checkpointing. In Workshop on Languages and Compilers for Parallel Computing.
7. Jonathan Chang, George Reis, and David August. 2006. Automatic Instruction-Level Software-Only Recovery. In DSN.
8. Kypros Constantinides, O. Mutlu, T. Austin, and V. Bertacco. 2007. Software-Based On-Line Detection of Hardware Defects: Mechanisms, Architectural Support, and Evaluation. In MICRO.
9. Jonathan Corbet, Greg Kroah-Hartman, and Alessandro Rubini. 2005. Linux Device Drivers (3rd ed.). O'Reilly.
10. Marc de Kruijf, Shuou Nomura, and Karthikeyan Sankaralingam. 2010. Relax: An Architectural Framework for Software Recovery of Hardware Faults. In ISCA.
11. Marc de Kruijf and Karhikeyan Sankaralingam. 2009. Exploring the Synergy of Emerging Workloads and Si Reliability Trends. In SELSE.
12. Joe Devietti, Colin Blundell, Milo Martin, and Steve Zdancewic. 2008. Hardbound: Architectural Support for Spatial Safety of the C Programming Language. In ASPLOS.
13. Dinakar Dhurjati, Sumant Kowshik, and Vikram Adve. 2006. SAFECode: Enforcing Alias Analysis for Weakly Typed Languages. SIGPLAN Not. 41, 6 (2006).
14. Martin Dimitrov and Huiyang Zhou. 2007. Unified Arch Support for Soft-Error Protection or SW Bug Detection. In PACT.
15. Michael D. Ernst, Jeff H. Perkins, Philip J. Guo, Stephen McCamant, Carlos Pacheco, Matthew S. Tschantz, and Chen Xiao. 2007. The Daikon System for Dynamic Detection of Likely Invariants. Science of Comp. Programming (2007), 35-45.
16. Shuguang Feng, Shantanu Gupta, Amin Ansari, and Scott Mahlke. 2010. Shoestring: Probabilistic Soft Error Reliability on the Cheap. In ASPLOS.
17. Siva Hari, Man-Lap Li, P. Ramachandran, Byn Choi, and S. V. Adve. 2009. Low-Cost Hardware Fault Detection and Diagnosis for Multicore Systems. In MICRO.
18. Siva Kumar Sastry Hari, Sarita V. Adve, and Helia Naeimi. 2012. Low-Cost Program-Level Detectors for Reducing Silent Data Corruptions. In DSN.
19. HP. 2010. RAS Features of the Mission-Critical Converged Infrastructure: Reliability, Availability, and Serviceability (RAS) Features of HP Integrity Systems: Superdome 2, BL8x0c, and rx2800 i2. Technical Report. Hewlett-Packard Development Company, LP.
20. Intel. 2012. Intel Itanium Processor 9300 Series and 9500 Series. Technical Report. Intel Corporation.
21. Asim Kadav, Matthew Renzelmann, and Micael Swift. 2009. Tolerating Hardware Device Failures in Software. In SOSP.
22. Andrew Lenharth, Vikram S. Adve, and Samuel T. King. 2009. Recovery Domains: An Organizing Principle for Recoverable Operating Systems. In ASPLOS.
23. Manlap Li, Pradeep Ramachandran, Swarup Sahoo, Sarita Adve, Vikram Adve, and Yuanyuan Zhou. 2008a. Trace-Based Microarchitecture-Level Diagnosis of Permanent Hardware Faults. In DSN.
24. Manlap Li, Pradeep Ramachandran, Swarup Sahoo, Sarita Adve, Vikram Adve, and Yuanyuan Zhou. 2008b. Understanding the Propagation of Hard Errors to Software and Implications for Resilient Systems Design. In ASPLOS.
25. Manlap Li, Pradeep Ramachandran, Rahmet Ulya Karpuzcu, Siva Hari, and Sarita Adve. 2009. Accurate Microarchitecture-Level Fault Modeling for Studying Hardware Faults. In HPCA.
26. Xuanhua Li and Donald Yeung. 2007. Application-Level Correctness and Its Impact on Fault Tolerance. In HPCA.
27. Peter B. Mark. 1985. The Sequoia Computer: A Fault-Tolerant Tightly-Coupled Multiprocessor Architecture. In ISCA.
28. Yoshio Masubuchi, Satoshi Hoshina, Tomofumi Shimada, Hideaki Hirayama, and Nobuhiro Kato. 1997. Fault Recovery Mechanism for Multiprocessor Servers. In FTCS.
29. Albert Meixner, Michael E. Bauer, and Daniel Sorin. 2007. Argus: Low-Cost, Comprehensive Error Detection in Simple Cores. In MICRO.
30. Shubhendu Mukherjee, Joel Emer, and Steven Reinhardt. 2005. The Soft Error Problem: An Architectural Perspective. In HPCA.
31. Shubhendu S. Mukherjee, Christopher Weaver, Joel Emer, Steven K. Reinhardt, and Todd Austin. 2003. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In MICRO.
32. Santosh Nagarakatte, Jianzhou Zhao, Milo Martin, and Steve Zdancewic. 2009. SoftBound: Highly Compatible and Complete Spatial Memory Safety for C. In PLDI.
33. Jun Nakano, Pablo Montesinos, Kourosh Gharachorloo, and Josep Torrellas. 2006. ReVive I/O: Efficient Handling of I/O in Highly-Available Rollback-Recovery Servers. In HPCA.
34. Nithin Nakka, Giacinto P. Saggese, Zbigniew Kalbarczyk, and Ravishankar K. Iyer. 2005. An Arch Framework for Detecting Process Hangs/Crashes. In European Dep. Computing Conf.
35. Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Venkatraman Govindaraju, Marc de Kruijf, and Karthikeyan Sankaralingam. 2011. Sampling + DMR: Practical and Low-Overhead Permanent Fault Detection. In ISCA.
36. Karthik Pattabiraman, G. P. Saggese, D. Chen, Z. Kalbarczyk, and R. K. Iyer. 2006. Dynamic Derivation of Application-Specific Error Detectors and their Implementation in Hardware. In European Dependable Computing Conference.
37. A. Pellegrini, R. Smolinski, X. Fu, L. Chen, S. K. S. Hari, J. Jiang, S. V. Adve, T. Austin, and V. Bertacco. 2012. CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions. In Design Automation and Test Europe.
38. Michael D. Powell, Arijit Biswas, Shantanu Gupta, and Shubhendu S. Mukherjee. 2009. Architectural Core Salvaging in a Multi-Core Processor for Hard-Error Tolerance. In ISCA.
39. Milos Prvulovic, Zheng Zhang, and Josep Torrellas. 2002. ReVive: Cost-Effective Arch Support for Rollback Recovery in Shared-Mem Multiprocessors. In ISCA.
40. Paul Racunas, Kypros Constantinides, Srilatha Manne, and Shubhendu S. Mukherjee. 2007. Perturbation-Based Fault Screening. In HPCA.
41. George A. Reis, Jonathan Chang, Neil Vachharajani, Ram Rangan, David August, and Shubhendu Mukherjee. 2005. Software-Controlled Fault Tolerance. Transactions on Architecture and Code Optimization 2, 4 (2005), 366-396.
42. Bogdan Romanescu and Daniel Sorin. 2008. Core Cannibalization Architecture: Improving Lifetime Chip Performance for Multicore Processors in the Presence of Hard Faults. In PACT.
43. Swarup Sahoo, Man-Lap Li, P. Ramachandran, S. V. Adve, V. S. Adve, and Yuanyuan Zhou. 2008. Using Likely Program Invariants to Detect Hardware Errors. In DSN.
44. Jared C. Smolens, Brian T. Gold, Jangwoo Kim, Babak Falsafi, James C. Hoe, and Andreas G. Nowatzyk. 2004. Fingerprinting: Bounding Soft-Error Detection Latency and Bandwidth. In Proc. of 11th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
45. Daniel Sorin, Milo Martin, Mark Hill, and David Wood. 2002. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In ISCA.
46. Lisa Spainhower and T. A. Gregg. September/November 1999. IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective. IBM Journal of R&D 43, 5.6, 863-873.
47. Vilas Sridharan and David R. Kaeli. 2008. Quantifying Software Vulnerability. In Proceedings of the Workshop on Radiation Effects and Fault Tolerance in Nanometer Technologies.
48. Michael Swift, Muthukaruppan Annamalai, Brian Bershad, and Henry Levy. 2004. Recovering Device Drivers. In OSDI.
49. N. J. Wang and S. J. Patel. 2006. ReStore: Symptom-Based Soft Error Detection in Microprocessors. IEEE Transactions on Dependable and Secure Computing 3, 3 (July-Sept. 2006), 188-201.