-
1
-
-
33747356808
-
Automatic symbolic verification of embedded systems
-
R. Alur, T. Henzinger, and P.-H. Ho. Automatic symbolic verification of embedded systems. IEEE Transactions on Software Engineering, 22(3):181-201, 1996.
-
(1996)
IEEE Transactions on Software Engineering
, vol.22
, Issue.3
, pp. 181-201
-
-
Alur, R.1
Henzinger, T.2
Ho, P.-H.3
-
2
-
-
35048900689
-
Symbolic model checking: 1020 states and beyond
-
J. Burch, E. Clarke, K. McMillan, D. Dill, and L. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation, 98(2):142-170, 1992.
-
(1992)
Information and Computation
, vol.98
, Issue.2
, pp. 142-170
-
-
Burch, J.1
Clarke, E.2
McMillan, K.3
Dill, D.4
Hwang, L.5
-
4
-
-
0028534529
-
The software research crisis
-
R. Glass. The software research crisis. IEEE Software, 11(6):42-47, 1994.
-
(1994)
IEEE Software
, vol.11
, Issue.6
, pp. 42-47
-
-
Glass, R.1
-
6
-
-
0025489197
-
Seven myths of formal methods
-
September
-
A. Hall. Seven myths of formal methods. IEEE Software, pages 11-19, September 1990.
-
(1990)
IEEE Software
, pp. 11-19
-
-
Hall, A.1
-
9
-
-
0000397157
-
Design by contract: The lessons of the Ariane
-
J.-M. Jezequel and B. Meyer. Design by contract: The lessons of the Ariane. IEEE Computer, 30(1):129-130, 1997.
-
(1997)
IEEE Computer
, vol.30
, Issue.1
, pp. 129-130
-
-
Jezequel, J.-M.1
Meyer, B.2
-
12
-
-
0027634119
-
An investigation of the Therac-25 accidents
-
N. Leveson and C. Turner. An investigation of the Therac-25 accidents. Computer, 26(7):18-41, 1993.
-
(1993)
Computer
, vol.26
, Issue.7
, pp. 18-41
-
-
Leveson, N.1
Turner, C.2
-
13
-
-
0003579895
-
-
Technical Report STAN-CS-TR-94-1518, Stanford University
-
Z. Manna. STeP: The Stanford Temporal Prover. Technical Report STAN-CS-TR-94-1518, Stanford University, 1994.
-
(1994)
SteP the Stanford Temporal Prover
-
-
Manna, Z.1
-
16
-
-
0031146658
-
A visual toolset for the design of real-time discrete event systems
-
J. Ostroff. A visual toolset for the design of real-time discrete event systems. IEEE Trans. on Control Systems Technology, 5(3):320-337, 1997.
-
(1997)
IEEE Trans. on Control Systems Technology
, vol.5
, Issue.3
, pp. 320-337
-
-
Ostroff, J.1
-
17
-
-
33747990285
-
-
Technical Report TR-98-04, York University, 4700 Keele St., Toronto, Ontario M3J 1P3, Canada, July
-
J. Ostroff and R. Paige. The logic of software design. Technical Report TR-98-04, York University, 4700 Keele St., Toronto, Ontario M3J 1P3, Canada, July 1998.
-
(1998)
The Logic of Software Design
-
-
Ostroff, J.1
Paige, R.2
-
18
-
-
0029251055
-
Formal verification for fault-tolerant architectures: Prolegomena to the design of PVS
-
S. Owre, J. Rushby, N. Shankar, and F. Henke. Formal verification for fault-tolerant architectures: Prolegomena to the design of PVS. IEEE Trans. on Software Engineering, 21(2):107-125, 1995.
-
(1995)
IEEE Trans. on Software Engineering
, vol.21
, Issue.2
, pp. 107-125
-
-
Owre, S.1
Rushby, J.2
Shankar, N.3
Henke, F.4
-
19
-
-
0028585022
-
Mathematical descriptions and specification of software
-
D. Parnas. Mathematical descriptions and specification of software. In Proc. IFIP World Congress 1994, Vol. I, 1994.
-
(1994)
Proc. IFIP World Congress 1994
, vol.1
-
-
Parnas, D.1
-
20
-
-
0022667615
-
A rational design process: How and why to fake it
-
D. Parnas and P. Clements. A rational design process: How and why to fake it. IEEE Trans. Software Engineering, 12(2):251-257, 1986.
-
(1986)
IEEE Trans. Software Engineering
, vol.12
, Issue.2
, pp. 251-257
-
-
Parnas, D.1
Clements, P.2
-
21
-
-
0028731941
-
Precise documentation of well-structured programs
-
D. Parnas, J. Madey, and M. Iglewski. Precise documentation of well-structured programs. IEEE Trans. Software Engineering, 20(12):948-976, 1994.
-
(1994)
IEEE Trans. Software Engineering
, vol.20
, Issue.12
, pp. 948-976
-
-
Parnas, D.1
Madey, J.2
Iglewski, M.3
|