Highly scalable neuromorphic hardware with 1-bit stochastic nano-synapses

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2014, Pages 1648-1651

  Kavehei, Omid ^a   Skafidas, Efstratios ^a  

^a UNIVERSITY OF MELBOURNE   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; HARDWARE; MAGNETIC STORAGE; SWITCHING;

EMERGING NON-VOLATILE MEMORY TECHNOLOGY; NEUROMORPHIC HARDWARES; NON-VOLATILE MEMORY; PARTIAL CHARACTERIZATION; PRIMARY VISUAL CORTEX; STOCHASTIC CHARACTERISTIC; SWITCHING PROBABILITY; THERMAL FLUCTUATIONS;

STOCHASTIC SYSTEMS;

EID: 84907417570     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2014.6865468     Document Type: Conference Paper

References (19)

1. C. Mead et al., Analog VLSI implementation of neural systems. Springer, 1989.
2. E.-A. Vittoz, "Analog VLSI implementation of neural net-works," in IEEE International Symposium on Circuits and Systems, 1990, pp. 2524-2527.
3. H. Lim et al., "Short-term memory of TiO2-based electrochem-ical capacitors: empirical analysis with adoption of a sliding threshold," Nanotechnology, vol. 24, no. 38, p. 384005, 2013.
4. D.-H. O'Connor et al., "Graded bidirectional synaptic plasticity is composed of switch-like unitary events," Proceedings of the National Academy of Sciences, vol. 102, no. 27, pp. 9679-9684, 2005.
5. S. Fusi, "Hebbian spike-driven synaptic plasticity for learning patterns of mean firing rates," Biological Cybernetics, vol. 87, no. 5-6, pp. 459-470, 2002.
6. W. Senn et al., "Convergence of stochastic learning in percep-trons with binary synapses," Physical Review E, vol. 71, no. 6, p. 061907, 2005.
7. J.-S. Seo et al., "A 45nm CMOS neuromorphic chip with a scal-Able architecture for learning in networks of spiking neurons," in IEEE Custom Integrated Circuits Conference, 2011, pp. 1-4.
8. D. Kuzum et al., "Synaptic electronics: materials, devices and applications," Nanotechnology, vol. 24, no. 38, pp. 382 001-382 001, 2013.
9. M. Suri et al., "Impact of PCM resistance-drift in neuromorphic systems and drift-mitigation strategy," in IEEE/ACM Interna-tional Symposium on Nanoscale Architectures, 2013.
10. K. Wang et al., "Low-power non-volatile spintronic memory: STT-RAM and beyond," Journal of Physics D: Applied Physics, vol. 46, no. 7, p. 074003, 2013.
11. B. Walmsley et al., "The probabilistic nature of synaptic trans-mission at a mammalian excitatory central synapse," Journal of Neuroscience, vol. 7, no. 4, pp. 1037-1046, 1987.
12. M. Suri et al., "CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications," in IEEE International Electron Devices Meeting, 2012, pp. 3-10.
13. S. Gaba et al., "Stochastic memristive devices for computing and neuromorphic applications," Nanoscale, vol. 5, pp. 5872-5878, 2013.
14. S. Yu et al., "A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation," Advanced Materials, vol. 25, no. 12, pp. 1774-1779, 2013.
15. O. Kavehei et al., "Fabrication and modeling of Ag/TiO2/ITO memristor," in IEEE International Midwest Symposium on Circuits and Systems, 2011, pp. 1-4.
16. -, "An associative capacitive network based on nanoscale complementary resistive switches for memory-intensive comput-ing," Nanoscale, vol. 5, no. 11, pp. 5119-5128, 2013.
17. J.-K. Park et al., "Analysis of resistance variations and variance-Aware read circuit for cross-point ReRAM," in IEEE Interna-tional Memory Workshop, 2013, pp. 112-115.
18. M.-F. Chang et al., "A high-speed 7.2-ns read-write random access 4-Mb embedded resistive RAM (ReRAM) macro using process-variation-tolerant current-mode read schemes," IEEE Journal of Solid-State Circuits.
19. A. Manwani and C. Koch, "Synaptic transmission: An information-theoretic perspective," Advances in neural informa-tion processing systems, pp. 201-207, 1998