Bias-compensated least squares identification of distributed thermal models for many-core systems-on-chip

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 61, Issue 9, 2014, Pages 2663-2676

  Diversi, Roberto ^a   Tilli, Andrea ^a   Bartolini, Andrea ^a   Beneventi, Francesco ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Bias compensated least squares; Dynamic thermal management; Many core systems on chip; System identification; Thermal modelling

Indexed keywords

IDENTIFICATION (CONTROL SYSTEMS); RELIGIOUS BUILDINGS; SYSTEM-ON-CHIP; TEMPERATURE CONTROL; THERMOGRAPHY (TEMPERATURE MEASUREMENT);

AUTO REGRESSIVE EXOGENOUS MODELS; COMPENSATED LEAST SQUARES; DISTRIBUTED IDENTIFICATION; DYNAMIC THERMAL MANAGEMENT; LEAST SQUARES TECHNIQUES; MANY CORE; SINGLE-CHIP CLOUD COMPUTERS; THERMAL MODELLING;

LEAST SQUARES APPROXIMATIONS;

EID: 84906948675     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2014.2312495     Document Type: Article

References (38)

1. S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol. 19, no. 4, pp. 23-29, 1999.
2. G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, pp. 114-117, 1965.
3. K. Asanovic et al., The Landscape of Parallel Computing Research: A View From Berkeley EECS Dept., Univ. California, Berkeley, CA, USA, Tech. l Rep. UCB/EECS-2006-183, Dec. 2006.
4. M. B. Taylor, "Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse," in Proc. DAC 2012, San Francisco, CA, USA, Jun. 2012, pp. 1131-1136.
5. H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling," IEEE Micro, vol. 32, no. 3, pp. 122-134, 2012.
6. E. Rotem, "Power management architecture of the 2nd generation intel core microarchitecture, formerly codenamed sandy bridge," presented at the Hotchips, 2011.
7. I. Chowdhury et al., "On-Chip cooling by superlattice-based thin-film thermoelectrics," Nature Nanotechnol., vol. 4, pp. 235-238, 2009.
8. R. Grimes, E.Walsh, and P.Walsh, "Active cooling of a mobile phone handset," Appl. Thermal Eng., vol. 30, no. 16, pp. 2363-2369, 2010.
9. D. Wolpert and P. Ampadu, "Exploiting programmable temperature compensation devices to manage temperature-induced delay uncertainty," IEEE Trans. Circuits Sys. I, vol. 59, no. 4, pp. 735-748, Apr. 2012.
10. J. Kong, S. W. Chung, and K. Skadron, "Recent thermal management techniques for microprocessors," ACM Comput. Surv., vol. 44, no. 3, 2012.
11. J. Charles et al., "Evaluation of the intel core i7 turbo boost feature," in Proc. IISWC 2009, Austin, TX, USA, Oct. 2009, pp. 188-197.
12. Y. Wang, K. Ma, and X. Wang, "Temperature-constrained power control for chip multiprocessore with online model estimation," in Proc. ISCA 2009, Austin, TX, USA, Jun. 2009.
13. A. Bartolini, M. Cacciari, A. Tilli, and L. Benini, "Thermal and energy management of high-performance multicores: Distributed and self-calibrating model-predictive controller," IEEE Trans. Parallel Distrib. Syst., vol. 24, no. 1, pp. 170-183, Jan. 2013.
14. A. Tilli, E. Garone, M. Cacciari, and A. Bartolini, "Thermal models characterization for reliable temperature capping and performance optimization in multiprocessor systems on chip," in Proc. 2012 Amer. Control Conf., Montréal, Canada, Jun. 2012, pp. 4721-4726.
15. A. Mutapcic, S. Boyd, S. Murali, D. Atienza, G. De Micheli, and R. Gupta, "Processor speed control with thermal constraints," IEEE Trans. Circuits Syst. I, vol. 56, no. 9, pp. 1994-2008, Sep. 2009.
16. A. Coskun, T. Rosing, and K. Gross, "Utilizing predictors for efficient thermal management in multiprocessor SoCs," IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., vol. 28, no. 10, pp. 1503-1516, Oct. 2009.
17. A. Bartolini, M. Lombardi, M. Milano, and L. Benini, "Optimization and controlled systems: A case study on thermal aware workload dispatching," presented at the AAAI 2012 Conf., 2012.
18. V. Hanumaiah, S. Vrudhula, and K. S. Chatha, "Performance optimal online DVFS and task migration techniques for thermally constrained multi-core processors," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 30, no. 11, pp. 1677-1690, Nov. 2011.
19. R. Cochran and S. Reda, "Consistent runtime thermal prediction and control through workload phase detection," in Proc. DAC 2010, Jun. 2010, pp. 62-67.
20. D.-C. Juan, H. Zhou, D. Marculescu, and L. Xin, "A learning based autoregressive model for fast transient thermal analysis of chip- multiprocessors," in Proc. ASP-DAC 2012, Sidney, Australia, Feb. 2012, pp. 597-602.
21. F. Beneventi, A. Bartolini, A. Tilli, and L. Benini, "An effective gray-box identification procedure for multicore thermal modelling," IEEE Trans. Comput., to be published.
22. S. Sharifi and T. S. Rosing, "Accurate direct and indirect on-chip temperature sensing for efficient dynamic thermal management," IEEE Trans. Comput.Aided Des. Integr. Circuits Syst., vol. 29, no. 10, pp. 1586-1599, Oct. 2010.
23. L. Ljung, System Identification-Theory for the User. Englewood Cliffs, NJ, USA: Prentice-Hall, 1999.
24. T. Söderström and P. Stoica, System Identification. Cambridge, UK: Prentice-Hall, 1989.
25. T. Söderström, "Errors-in-Variables methods in system identification," Automatica, vol. 43, no. 6, pp. 939-958, 2007.
26. R. Diversi, R. Guidorzi, and U. Soverini, "Identification of ARX and ARARX models in the presence of input and output noises," Eur. J. Control, vol. 16, no. 3, pp. 242-255, 2010.
27. R. Diversi, A. Bartolini, A. Tilli, F. Beneventi, and L. Benini, "SCC thermal model identification via advanced bias-compensated least-squares," in Proc. Design, Automation Test in Europe (DATE 2013) , Grenoble, France, Mar. 2013, pp. 230-235.
28. W. X. Zheng, "Parametric identification of linear systems operating under feedback control," IEEE Trans. Circuits Syst. I, vol. 48, no. 4, pp. 451-458, Apr. 2001.
29. W. X. Zheng, "A modified method for closed-loop identification of transfer function models with common factors," IEEE Trans. Circuits Syst. I, vol. 49, no. 4, pp. 556-562, Apr. 2002.
30. W. X. Zheng, "A least-squares based method for autoregressive signals in the presence of noise," IEEE Trans. Circuits Syst. II, vol. 46, no. 1, pp. 81-85, Jan. 1999.
31. W. X. Zheng, "Fast identification of autoregressive signals from noisy observations," IEEE Trans. Circuits Syst. II, vol. 52, no. 1, pp. 43-48, Jan. 2005.
32. R. Diversi, "A bias-compensated identification approach for noisy FIR models," IEEE Signal Process. Lett., vol. 15, pp. 325-328, 2008.
33. R. Diversi, R. Guidorzi, and U. Soverini, "Kalman filtering in extended noise environments," IEEE Trans. Autom. Control, vol. 50, no. 9, pp. 1396-1402, Sep. 2005.
34. J. Howard et al., "A 48-Core IA-32 message-passing processor with DVFS in 45 nm CMOS," in Proc. ISSCC 2010, San Francisco, CA, USA, Feb. 2010, pp. 108-109.
35. A. Bartolini et al., "A system level approach to multi-core thermal sensors calibration," in Proc. PATMOS 2011,Madrid, Spain, Sep. 2011, pp. 22-31.
36. M. Sadri, A. Bartolini, and L. Benini, "Single-chip cloud computer thermal model," in Proc. THERMINIC 2011, Paris, France, Sep. 2011.
37. A. Björck, Numerical Methods for Least Squares Problems. Philadelphia, PA, USA: SIAM, 1996.
38. T. Söderström,M.Hong, andW.X. Zheng, "Convergence properties of bias-eliminating algorithms for errors-in-variables identification," Int. J. Adaptive Control Signal Process., vol. 19, pp. 703-722, 2005.