Parallelization of multilevel preconditioners constructed from inverse-based ILUs on shared-memory multiprocessors

Advances in Parallel Computing

Volumn 15, Issue , 2008, Pages 287-294

  Aliaga, José I ^a   Bollhöfer, Matthias ^b   Martín, Alberto F ^a   Quintana Ortí, Enrique S ^a  

^a UNIVERSITAT JAUME I   (Spain)

^b TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84906513376     PISSN: 09275452     EISSN: None     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (12)

1. Y. Saad, Iterative Methods for Sparse Linear Systems, (SIAM Publications, 2003).
2. OpenMP Arch. Review Board: OpenMP specifications, http://www.openmp.org.
3. M. Bollhoefer, A robust ILU based on monitoring the growth of the inverse factors, Linear Algebra Appl., 338, 201-218, (2001).
4. O. Schenk, M. Bollhöfer and R. A. Römer, On large scale diagonalization techniques for the Anderson model of localization, SIAM J. Sci. Comput., 28, 963-983, (2006).
5. M. Bollhoefer and Y. Saad, On the relations between ILUs and factored approximate inverses, SIAM J. Matrix Anal. Appl., 24, 219-237, (2002).
6. M. Bollhoefer, A robust and efficient ILU that incorporates the growth of the inverse triangular factors, SIAM J. Sci. Comput., 25, 86-103, (2003).
7. M. Korch and Th. Rauber, A comparison of task pools for dynamic load balancing of irregular algorithms, Concurrency and Computation: Practice and Experience, 16, 1-47, (2004).
8. G. Karypis and V. Kumar, A fast and high quality multilevel scheme for partitioning irregular graphs, SIAM J. Sci. Comput., 20, 359-392, (1998).
9. T. Davis, University of Florida sparse matrix collection, http://www.cise.ufl.edu-/research/sparse/matrices.
10. T. Davis, Direct methods for sparse linear systems, (SIAM Publications, 2006).
11. C. Leiserson and A. Plaat, Programming parallel applications in Cilk, SINEWS: SIAM News, (1998).
12. E. Chan, E. S. Quintana-Ort, G. Quintana-Ort and R. van de Geijn, SuperMatrix out-of-order scheduling of matrix operations for SMP and multi-core architectures, in: Proc. 19th ACM SPAA'07, pp. 116-125, (2007).