ArchRanker: A ranking approach to design space exploration

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2014, Pages 85-96

  Chen, Tianshi ^a   Guo, Qi ^b   Tang, Ke ^c   Temam, Olivier ^d   Xu, Zhiwei ^a   Zhou, Zhi Hua ^e   Chen, Yunji ^a  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^d INRIA   (France)

^e NANJING UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

REGRESSION ANALYSIS;

DESIGN SPACE EXPLORATION; DESIGN SPACES; LONG SIMULATION TIME; RANKING APPROACH; REGRESSION MODEL; REGRESSION PROBLEM; SIMULATION TIME;

COMPUTER ARCHITECTURE;

EID: 84905495779     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2014.6853198     Document Type: Conference Paper

References (45)

1. O. Azizi, A. Mahesri, B. C. Lee, S. J. Patel, and M. Horowitz, "Energyperformance tradeoffs in processor architecture and circuit design: A marginal cost analysis", in ISCA-37, 2010.
2. D. Brooks, V. Tiwari and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations", in ISCA-27, 2000.
3. D. Chandra, F. Guo, S. Kim, and Y. Solihin, "Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", in HPCA-11, 2005.
4. X. E. Chen and T. M. Aamodt, "A first-order fine-grained multithreaded throughput model", in HPCA-15, 2009.
5. X. E. Chen and T. M. Aamodt, "Modeling Cache Contention and Throughput of Multiprogrammed Manycore Processors", IEEE Transactions on Computers 61(7), 2012.
6. C. Dubach, T. M. Jones, and M. F. P. OBoyle, "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach", in MICRO-40, 2007.
7. C. Dubach, T. M. Jones, and M. F. P. OBoyle, "Exploring and predicting the architecture/optimising compiler co-design space", in CASES08, 2008.
8. C. Dubach, T. M. Jones, E. V. Bonilla, and M. F. P. OBoyle, "A predictive model for dynamic microarchitectural adaptivity control", in MICRO-43, 2010.
9. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. D. Bosschere, and L. K. John, "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies", in ISCA-31, 2004.
10. D. Eklov, D. Black-Schaffer, and E. Hagersten, "StatCC: A statistical cache contention model", in PACT-19, 2010.
11. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith, "A mechanistic performance model for superscalar out-of-order processors", ACM Transactions on Computer Systems 27 (2), 2009.
12. Y. Freund, R. Iyer, R. E. Schapire, and Y. Singer, "An Efficient Boosting Algorithm for Combining Preferences", Journal of Machine Learning Research 4, 2003.
13. D. Genbrugge and L. Eeckhout, "Statistical simulation of chip multiprocessors running multi-program workloads", in ICCD-25, 2007.
14. D. Genbrugge and L. Eeckhout, "Chip Multiprocessor Design Space Exploration through Statistical Simulation", IEEE Transactions on Computers 58(12), 2009.
15. Q. Guo, T. Chen, Y. Chen, Z.-H. Zhou,W. Hu, and Z. Xu, "Effective and Efficient Microprocessor Design Space Exploration Using Unlabeled Design Configurations," in IJCAI11, 2011.
16. C. Hughes and T. Li, "Accelerating Multi-core Processor Design Space Evaluation Using Automatic Multi-threaded Workload Synthesis", in Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), 2008.
17. W. Iba and P. Langley, "Induction of One-Level Decision Trees", in Proceedings of the Ninth International Workshop on Machine Learning, 1992.
18. E. Ipek, S. A. McKee, B. de Supinski, M. Schulz, and R. Caruana, "Efficiently exploring architectural design spaces via predictive modeling", in ASPLOS-12, 2006.
19. E. Ipek, S. A. McKee, K. Singh, R. Caruana, B. de Supinski, and M. Schulz, "Efficient architectural design space exploration via predictive modeling", ACM Transactions on Architecture and Code Optimization 4(4), 2008.
20. V. S. Iyengar, L. H. Trevillyan, and P. Bose, "Representative Traces for Processor Models with Infinite Cache", in HPCA-2, 1996.
21. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "Construction and use of linear regression models for processor performance analysis", in HPCA-12, 2006.
22. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "A Predictive Performance Model for Superscalar Processors", in MICRO-39, 2006
23. T. S. Karkhanis and J. E. Smith, "A First-Order Superscalar Processor Model", in ISCA-31, 2004.
24. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra, "Using Predictive Modeling for Cross-Program Design Space Exploration in Multicore Systems", in PACT-16, 2007.
25. B. C. Lee and D. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction", in ASPLOS-12, 2006.
26. B. C. Lee and D. Brooks, "Illustrative design space studies with microarchitectural regression models", in HPCA-13, 2007.
27. B. C. Lee and D. Brooks, "Applied inference: Case studies in microarchitectural design", ACM Transactions on Architectecture and Code Optimization 7(2), 2010.
28. B. C. Lee, J. Collins, H. Wang, and D. Brooks, "CPR: Composable performance regression for scalable multiprocessor models", in MICRO-41, 2008.
29. T. Y. Liu, "Learning to rank for information retrieval", Foundations and Trends in Information Retrieval 3(3), 2009.
30. A. A. Nair, S. Eyerman, L. Eeckhout, and L. K. John, "A first-order mechanistic model for architectural vulnerability factor", in ISCA-39, 2012.
31. A. A. Nair and L. K. John, "Simulation points for SPEC CPU 2006", in ICCD-26, 2008.
32. D. B. Noonburg and J. P. Shen, "Theoretical modeling of superscalar processor performance", in MICRO-27, 1994.
33. S. Nussbaum and J. E. Smith, "Modeling superscalar processors via statistical simulation", in PACT-10, 2001.
34. G. Palermo, C. Silvano, and V. Zaccaria, "ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28(12), 2009.
35. E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood, and B. Calder, "Using SimPoint for Accurate and Efficient Simulation", in SIGMETRICS03, 2003.
36. R. E. Schapire and Y. Freund, Boosting: Foundations and Algorithms, MIT Press, 2012.
37. D. Sculley, "Combined regression and ranking", in KDD-16, 2010.
38. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, "Automatically Characterizing Large Scale Program Behavior", in ASPLOS-10, 2002.
39. P. Shivakumar and N. P. Jouppi, "Cacti 3.0: An Integrated Cache Timing, Power and Area Model", Technical Report, Compaq Computer Corporation, 2001.
40. G. Sun, C. J. Hughes, C. Kim, J. Zhao, C. Xu, Y. Xie, and Y.-K. Chen, "Moguls: A model to explore the memory hierarchy for bandwidth improvements", in ISCA-38, 2011.
41. F. Wilcoxon, "Individual comparisons by ranking methods", Biometrics 1(6), 1945.
42. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: characterization and methodological considerations", in ISCA-22, 1995.
43. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling", in ISCA-30, 2003.
44. Z.-H. Zhou and M. Li, "Semi-supervised learning by disagreement", Knowledge and Information Systems 24(3), 2010.
45. Z.-H. Zhou, Ensemble Methods: Foundations and Algorithms, Boca Raton, FL: CRC Press, 2012.