BarrierPoint: Sampled simulation of multi-threaded applications

ISPASS 2014 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2014, Pages 2-12

  Carlson, Trevor E ^a   Heirman, Wim ^b   Van Craeynest, Kenzo ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE PERFORMANCE; APPLICATION EXECUTION; ARCHITECTURAL SIMULATION; FUNCTIONAL SIMULATIONS; MULTI-THREADED APPLICATION; PERFORMANCE ANALYSIS; PERFORMANCE COMPARISON; PROCESSOR ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 84904497940     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2014.6844456     Document Type: Conference Paper

References (26)

1. A. R. Alameldeen and D. A. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol. 26, pp. 8-17, Jul./Aug. 2006.
2. E. K. Ardestani and J. Renau, "ESESC: A fast multicore simulator using time-based sampling," in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), Feb. 2013, pp. 448-459.
3. K. C. Barr, H. Pan, M. Zhang, and K. Asanovic, "Accelerating multiprocessor simulation with a memory timestamp record," in Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 66-77.
4. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications," in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Oct. 2008, pp. 72-81.
5. P. Bryan, J. Poovey, J. Beu, and T. Conte, "Accelerating multi-threaded application simulation through barrier-interval time-parallelism," in Modeling, Analysis Simulation of Computer and Telecommunication Systems (MASCOTS), 2012 IEEE 20th International Symposium on, Aug. 2012, pp. 117-126.
6. T. E. Carlson,W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Nov. 2011, pp. 52:1-52:12.
7. -, "Sampled simulation of multi-threaded applications," in International Symposium on Performance Analysis of Systems and Software (ISPASS), Apr. 2013, pp. 2-12.
8. T. M. Conte, M. A. Hirsch, and K. N. Menezes, "Reducing state loss for effective trace sampling of superscalar processors," in Proceedings of the International Conference on Computer Design (ICCD), Oct. 1996, pp. 468-477.
9. T. Conte, M. Hirsch, and W.-M. Hwu, "Combining trace sampling with single pass methods for efficient cache simulation," IEEE Transactions on Computers, vol. 47, no. 6, pp. 714-720, Jun. 1998.
10. M. Ekman and P. Stenström, "Enhancing multiprocessor architecture simulation speed using matched-pair comparison," in Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 89-99.
11. J. W. Haskins, Jr. and K. Skadron, "Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2003, pp. 195-203.
12. H. Jin, M. Frumkin, and J. Yan, "The OpenMP implementation of NAS Parallel Benchmarks and its performance," NASA Ames Research Center, Tech. Rep., Oct. 1999.
13. J. Lau, E. Perelman, G. Hamerly, T. Sherwood, and B. Calder, "Motivation for variable length intervals and hierarchical phase behavior," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 135-146.
14. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder, "The strong correlation between code signatures and performance," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 236-247.
15. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: Building customized program analysis tools with dynamic instrumentation," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), Jun. 2005, pp. 190-200.
16. R. Mattson, J. Gecsei, D. Slutz, and I. Traiger, "Evaluation techniques for storage hierarchies," IBM Systems Journal, vol. 9, no. 2, pp. 78-117, 1970.
17. E. Perelman, M. Polito, J.-Y. Bouguet, J. Sampson, B. Calder, and C. Dulong, "Detecting phases in parallel applications on shared memory architectures," in Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), Apr. 2006, p. 88.
18. X. Shen, Y. Zhong, and C. Ding, "Locality phase prediction," in Proceedings of the 11th international conference on Architectural support for programming languages and operating systems (ASPLOS), Oct. 2004, pp. 165-176.
19. -, "Predicting locality phases for dynamic memory optimization," Journal of Parallel and Distributed Computing, vol. 67, no. 7, pp. 783-796, Jul. 2007.
20. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct. 2002, pp. 45-57.
21. V. Uzelac and A. Milenkovic, "Experiment flows and microbenchmarks for reverse engineering of branch predictor structures," in Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Apr. 2009, pp. 207-217.
22. M. Van Biesbrouck, B. Calder, and L. Eeckhout, "Efficient sampling startup for SimPoint," IEEE Micro, vol. 26, no. 4, pp. 32-42, Jul. 2006.
23. M. Van Biesbrouck, T. Sherwood, and B. Calder, "A Co-Phase Matrix to guide simultaneous multithreading simulation," in Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), Sep. 2004, pp. 45-56.
24. T. Wenisch, R. Wunderlich, B. Falsafi, and J. Hoe, "Simulation sampling with live-points," in International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2006, pp. 2-12.
25. T. Wenisch, R. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. Hoe, "SimFlex: Statistical sampling of computer system simulation," IEEE Micro, vol. 26, no. 4, pp. 18-31, Jul./Aug. 2006.
26. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proceedings of the Annual International Symposium on Computer Architecture (ISCA), Jun. 2003, pp. 84-95.