Formal verification of fault-tolerant and recovery mechanisms for safe node sequence protocol

Proceedings - International Conference on Advanced Information Networking and Applications, AINA

Volumn , Issue , 2014, Pages 813-820

  Zhou, Rui ^a   Min, Rong ^a   Yu, Qi ^a   Li, Chanjuan ^a   Sheng, Yong ^a   Zhou, Qingguo ^a   Wang, Xuan ^b   Li, Kuan Ching ^c  

^a LANZHOU UNIVERSITY   (China)

^b LANZHOU UNIVERSITY OF TECHNOLOGY   (China)

^c PROVIDENCE UNIVERSITY   (Taiwan)

Author keywords

event triggered protocol; fault tolerance; model checking; Safe Node Sequence Protocol

Indexed keywords

MODEL CHECKING; RECOVERY;

EVENT-TRIGGERED; FAULT-TOLERANT SYSTEMS; FORMAL VERIFICATIONS; PROTOCOL STATE MACHINES; RECOVERY MECHANISMS; SAFETY CRITICAL SYSTEMS; SEQUENCE PROTOCOLS; VERIFICATION RESULTS;

FAULT TOLERANCE;

EID: 84903835056     PISSN: 1550445X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AINA.2014.99     Document Type: Conference Paper

References (32)

1. B. W. Johnson, "Fault-Tolerant Microprocessor-Based Systems", IEEE Micro, Vol. 4, No. 6, 1984, pp. 6-21.
2. J. C. Laprie, "Dependable Computing and Fault Tolerance: Concepts and Terminology", The 15th International Symposium on Fault-Tolerant Computing (FTSC-15), Ann Arbor, Michigan, 1985.
3. J. von Neumann, "Probabilistic Logics and Synthesis of Reliable Organisms from Unreliable Components", in Automata Studies, eds. C. Shannon and J. McCarthy, Princeton University Press, 1956, pp. 43-98.
4. C. J. Li, N. McGuire and Q. G. Zhou, "A New Real-time Network Protocol-Node Order Protocol", The 11th Real-Time Linux Workshop, Dresden, Germany, 2009.
5. G. J. Holzmann, "The SPIN Model Checker: Primer and Reference Manual", Addison Wesley Publisher, September 04, 2003.
6. D. Bosnacki and R. S. Mans, "Modeling and Analysis of Biological Networks with Model Checking", in Algorithms in Computational Molecular Biology: Techniques, Approaches and Applications (eds M. Elloumi and A. Y. Zomaya), John Wiley & Sons, Inc., Hoboken, NJ, USA, doi: 10.1002/9780470892107.ch39, 2011.
7. B. Kfena and T. Vojnar, "Automated formal analysis and verification: an overview", International Journal of General System, Vol. 42, No.4, 2013, pp. 335-365.
8. TTTech Group, "A Platform for Safety-Critical Applications", Technical Report, http://www.ttagroup.org/ttp/doc/TTTech-TTA.pdf, accessed on Feb 18, 2014.
9. H. Kopetz, "Fault Containment and Error Detection in the Time-Triggered Architecture", Proceedings of the Sixth International Symposium on Autonomous Decentralized Systems (ISADS'03), Pisa, Italy, pp. 139-146, 2003.
10. Y.-H. Sheu and C.-M. Ku, "The Intelligent FlexRay Safety Monitoring Platform Based on the Automotive Hybrid Topology Network", 2012 Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), Piraeus, Greece, 2012, pp. 289-292.
11. H, Kopetz, "A Comparison of TTP/C and FlexRay", Research Report, Technische University Wien, Austria, Oct. 2001.
12. Z. Aliouat, "Formal Modeling and analysis of a node reintegration in the Time-Triggered Architecture", Asian Journal of Information Technology Vol. 5, No. 7, 2006, pp. 706-711.
13. R. P. Patankar, "A model for fault-tolerant networked control system using TTP/C communication", IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, Vol. 53, No. 5, 2004, pp. 1461-1467.
14. W. Elmenreich and R. Ipp, "Introduction to TTP/C and TTP/A", The Workshop on Time-Triggered and Real-Time Communication, Manno, Switzerland, 2003.
15. TTTech Group, "TTEthernet - A Powerful Network Solution for All Purp oses", Technical Report, http://www.ttagroup.org/ttethernet/doc/ TTEthernet-Article.pdf, accessed on Feb 18, 2014.
16. R. de Renesse and A.H. Aghvami, "Formal Verification of Ad-Hoc Routing Protocols Using SPIN Model Checker", The 12th IEEE Mediterranean Electrotechnical Conference (MELECON 2004), Dubrovnik, Croatia, May 12-15, 2004.
17. D. Basin, S. Mödersheim, and L. Viganö, "An On-the-Fly Model-Checker for Security Protocol Analysis", The 8th European Symposium on Research in Computer Security (ESORICS 2003), Gjovik, Norway, October 13-15, 2003, published in Computer Security - ESORICS 2003, Lecture Notes in Computer Science, Vol. 2808, 2003, pp. 253-270.
18. S. Poledna, "Fault-Tolerant Real-Time Systems, The Problem of Replica Determinism", USA: foreward by H. Koptez, Kluwer Academic Pubulishers, 1996.
19. Railway applications-Communication, Signalling and processing systems-Part 1: Safety-related communication in closed transmission systems, EN 50159-1, Std., 2001.
20. Railway applications-Communication, Signaling and processing systems-part2: Safety related communication in open transmission systems, EN50192-2, Std., 2001.
21. C. Temple, "Avoiding the babbling-idiot failure in a time-triggered communication system", Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing, Munich, Germany, 1998, pp. 218-227.
22. J. R. Pimentel, "Safety-reliability of distributed embedded system fault tolerant units", The 29th Annual Conference of the IEEE Industrial Electronics Society (IECON '03), Roanoke, Virginia, USA, 2003, pp. 945-950.
23. C. J. Li, N. McGuire, Q. G. Zhou and M. Q. Yang, "Using SPIN Model Checking for Node Order Protocol Verification", The 12th Real-Time Linux Workshop, Nairobi, Kenya, 2010.
24. A. Pnueli, "The Temporal Logic of Programs", The 18th Annual Symposium on Foundations of Computer Science, Providence, RI, USA, 1977, pp. 46-57.
25. M. Y. Vardi, "An automata-theoretic approach to linear temporal logic", Logics for Concurrency, Lecture Notes in Computer Science, Vol. 1043, 1996, pp. 238-266.
26. A. Jøsang, "Security Protocol Verification using SPIN", The First SPIN Workshop, Montréal, Quebec, Canada, 1995.
27. K. Nanshi and F. Somenzi, "Using Abstraction to Guide the Search for Long Error Traces", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, Issue 3, 2013, pp. 453-466.
28. D. Faragö and P. H. Schmitt, "Improving Non-Progress Cycle Checks", Model Checking Software, Lecture Notes in Computer Science, Vol. 5578, 2009, pp. 50-67.
29. F. V. Brasileiro, P. D. Ezhilchelvan, S. K. Shrivastava, N. A. Speirs and S. Tao, "Implementing fail-silent nodes for distributed systems," IEEE Transactions on Computers, Vol. 45, Issue 11, 1996, pp. 1226-1238.
30. R. Zhou, H. M. Chen, Q. Liu, Y. Sheng, Q. G. Zhou, X. Wang and K.-C. Li, "A Server Model for Reliable Communication on Cell/B.E.", The 2013 International Workshop on Embedded Multicore Systems (ICPP-EMS 2013), in conjunction with The 42nd International Conference on Parallel Processing (ICPP 2013), Lyon, France, 2013.
31. R. Zhou, Q. G. Zhou, Y. Sheng and K.-C. Li, "XtratuM/PPC: ahypervisor for partitioned system on PowerPC processors", Journal of Supercomputing, Vol. 63 Issue 2, February 2013, pp. 593-610.
32. R. Zhou, Z. Ai, J. M. Yang, Y. C. Chen, J. Li, Q. G. Zhou and K.-C. Li, "A Hypervisor for MlPS-based Architecture Processors - a Case Study in Loongson Processors", The 15th IEEE International Conference on High Performance Computing and Communications (HPCC 2013), Zhangjiajie, China, November 13-15, 2013.