What is ahead for parallel computing

Journal of Parallel and Distributed Computing

Volumn 74, Issue 7, 2014, Pages 2574-2581

  Hwu, Wen Mei ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Algorithm library; Algorithm optimization; Data layout; GPU; Locality; Memoryicore bandwidth; Multicore; Parallel algorithms; Parallel data structures

Indexed keywords

PARALLEL ALGORITHMS;

ALGORITHM LIBRARIES; ALGORITHM OPTIMIZATION; DATA LAYOUTS; GPU; LOCALITY; MULTI CORE; PARALLEL DATA STRUCTURES;

PARALLEL ARCHITECTURES;

EID: 84901424062     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2014.02.005     Document Type: Article

References (12)

1. G. Ballard, J. Demmel, O. Holtz, and O. Schwartz Minimizing communication in numerical linear algebra, EECS Technical Report UCB/EECS-2011-15, February 28 2011
2. L. Chang, J.A. Stratton, H. Kim, W.W. Hwu, A scalable, numerically stable tridiagonal solver using GPUs, in: The International Conference for High-Performance Computing Networking, Storage, and Analysis, SC'12, Salt Lake City, 2012.
3. A. Davidson, Y. Zhang, J.D. Owens, An auto-tuned method for solving large tridiagonal systems on the GPU, in: Proceedings of the 25th IEEE International Parallel and Distributed Processing Symposium, May 2011.
4. A. Hartstein, V. Srinivasan, T.R. Puzak, and P.G. Emma On the nature of cache miss behavior: is it 2 ? J. Instr.-Level Parallelism 10 2008
5. H.-S. Kim, S. Wu, L. Chang, W.W. Hwu, A scalable tridiagonal solver for GPUs, in: 40th International Conference on Parallel Processing, ICPP2011, Taipei, Taiwan, September 15, 2011.
6. D. Kirk, and W. Hwu Programming Massively Parallel Processors - A Hands-on Approach second ed. 2012 Morgan Kaufmann Publisher 0124159923
7. L. Luo, M. Wong, W. Hwu, An effective GPU implementation of breath-first search, in: IEEE Design Automation Conference, DAC, 2010.
8. D. Merrill, M. Garland, A. Grimshaw, Scalable GPU graph traversal, in: Proc. PPoPP 2012, February 2012.
9. NVIDIA, "NVIDIA's next generation CUDA™ compute architecture: Kepler™ GK110 - the fastest, most efficient HPC architecture ever built", http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110- Architecture-Whitepaper.pdf.
10. K. Pingali, D. Nguyen, M. Kulkarni, M. Burtscher, M.A. Hassaan, R. Kaleem, T.-H. Lee, A. Lenharth, R. Manevich, M. Méndez-Lojo, D. Prountzos, and X. Sui The tao of parallelism in algorithms ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI) 2011 ACM
11. J.A. Stratton, C. Rodrigues, I.R. Sung, L. Chang, N. Anssari, G.D. Liu, W.W. Hwu, and N. Obeid Algorithm and data optimization techniques for scaling to massively threaded systems IEEE Comput. 2012 26 32
12. V. Volkov, J. Demmel, Benchmarking GPUs to tune dense linear algebra, in: The International Conference for High-Performance Computing Networking, Storage, and Analysis, SC'08.