Hardware-based I/O virtualization for mixed criticality real-time systems using PCIe SR-IOV

Proceedings - 16th IEEE International Conference on Computational Science and Engineering, CSE 2013

Volumn , Issue , 2013, Pages 706-713

  Muench, Daniel ^a   Isfort, Ole ^a   Mueller, Kevin ^a   Paulitsch, Michael ^a   Herkersdorf, Andreas ^b  

^a AIRBUS GROUP INNOVATIONS   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Hardware based I O virtualization; IOMMU; Mixed criticality; MMU; Multi core; PCIe SR IOV; Real time embedded systems; SRIO

Indexed keywords

IOMMU; MIXED CRITICALITIES; MMU; MULTI CORE; PCIE SR-IOV; REAL-TIME EMBEDDED SYSTEMS; SRIO; VIRTUALIZATIONS;

CRITICALITY (NUCLEAR FISSION); EMBEDDED SYSTEMS; HARDWARE; REAL TIME SYSTEMS; VIRTUAL REALITY;

MEMORY MANAGEMENT UNITS;

EID: 84900355089     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSE.2013.109     Document Type: Conference Paper

References (20)

1. R. Warrilow, "The Avionics Platform," Smith Avionics, Tech. Rep., 2004.
2. S. Vanderleest, "ARINC 653 Hypervisor," in Digital Avionics Systems Conference (DASC), 2010.
3. J. Liu, "Evaluating Standard-Based Self-Virtualizing Devices: A Performance Study on 10 GbE NICs with SR-IOV Support," in Symposium on Parallel &Distributed Processing (IPDPS), 2010.
4. J. Levasseur, R. Panayappan, E. Skoglund, C. du Toit, L. Lynch, A. Ward, R. Neugebauer, and D. McAuley, "Standardized but Flexible I/O for Self-Virtualizing Devices," in Workshop on I/O virtualization (WIOV), 2008.
5. H. Raj, I. Ganev, and K. Schwan, "Self-Virtualized I/O: High Performance, Scalable I/O Virtualization in Multi-core Systems," Georgia Institute of Technology, Tech. Rep., 2006.
6. A. Gavrilovska, "High-Performance Hypervisor Architectures: Virtualization in HPC Systems," in Workshop on System-level Virtualization for HPC (HPCVirt), 2007.
7. H. Raj and K. Schwan, "Virtualization Services: Accelerated I/O Support in Multi-Core Systems," Georgia Institute of Technology, Tech. Rep., 2010.
8. Y. Dong, J. Dai, Z. Huang, H. Guan, K. Tian, and Y. Jiang, "Towards High-Quality I/O Virtualization," in Israeli Experimental Systems Conference (SYSTOR), 2009.
9. PCI-SIG, "PCIe Base Specification 3.0," 2010.
10. RapidIO, "RapidIO Interconnect Specification Part 1: Input / Output Logical Specification," 2011.
11. -, "RapidIO Interconnect Specification Part 3: Common Transport Specification," 2011.
12. PCI-SIG, "Single Root I/O Virtualization and Sharing Specification Revision 1.1," 2010.
13. X. Jean, M. Gatti, G. Berthon, and M. Fumey, "MULCORS-Use of Multicore Processors in airborne systems," EASA, Tech. Rep., 2012.
14. EASA, "Certification Memorandum-Subject Development Assurance of Airborne Electronic Hardware," 2011.
15. Freescale, "P4080 QorIQ Integrated Multicore Communication Processor Family Reference Manual," 2011.
16. W. Huang, "Introduction of AMD Advanced Virtual Interrupt Controller," 2012.
17. Intel, "Intel Virtualization Technology for Directed I/O (VT-d spec)," 2011.
18. ARM, "ARM System Memory Management Unit Architecture Specification," 2012.
19. J. Littlefield-Lawwill and L. Kinnan, "System Considerations for Robust Time and Space Partitioning in Integrated Modular Avionics," in Digital Avionics Systems Conference (DASC), 2008.
20. J. Regula, "Using Non-transparent Bridging in PCI Express Systems," PLX, Tech. Rep., 2004.