Virtual SoC: A full-system simulation environment for massively parallel heterogeneous system-on-chip

Proceedings - IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum, IPDPSW 2013

Volumn , Issue , 2013, Pages 2182-2187

  Bortolotti, Daniele ^a   Pinto, Christian ^a   Marongiu, Andrea ^a   Ruggiero, Martino ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DISTRIBUTED COMPUTER SYSTEMS; ELECTRON BEAM LITHOGRAPHY; MASKS; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP; VIRTUAL REALITY;

ADVANCED SOFTWARES; COMPUTING DOMAIN; EMULATION FRAMEWORK; FULL SYSTEM SIMULATORS; FULL-SYSTEM SIMULATION; HETEROGENEOUS SYSTEMS; MASSIVELY PARALLELS; MODERN APPLICATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 84899714198     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPSW.2013.177     Document Type: Conference Paper

References (26)

1. N. Brookwood, "Amd fusion family of apus: enabling a superior, immersive pc experience," Insight, vol. 64, no. 1, pp. 1-8, 2010.
2. NVidia Corp., "NVIDIA Tegra Multi-processor Architecture," 2010.
3. Qualcomm Inc., "Snapdragon s4 processors: System on chip solutions for a new mobile age," 2011.
4. K. Lawton, "Bochs: The open source ia-32 emulation project," URL http://bochs.sourceforge.net, 2003.
5. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, feb 2002.
6. P. Bohrer, J. Peterson, M. Elnozahy, R. Rajamony, A. Gheith, R. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R. Simpson, E. Speight, K. Sudeep, E. Van Hensbergen, and L. Zhang, "Mambo: a full system simulator for the powerpc architecture," SIGMETRICS Perform. Eval. Rev., vol. 31, no. 4, pp. 8-12, Mar. 2004.
7. R. Lantz, "Fast functional simulation with parallel embra," in Proceedings of the 4th Annual Workshop on Modeling, Benchmarking and Simulation. Citeseer, 2008.
8. M. Yourst, "Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator," in Performance Analysis of Systems Software, 2007. ISPASS 2007. IEEE International Symposium on, april 2007, pp. 23-34.
9. B. Barnes and J. Slice, "Simnow: A fast and functionally accurate amd x86-64 system simulator," in Tutorial at the IEEE International Workload Characterization Symposium, 2005.
10. The Open Virtual Platforms, "OVPSim." [Online]. Available: http://www.ovpworld.org/
11. Soclib Consortium and others, "Soclib: an open platform for virtual prototyping of multi-processors system on chip," Technical report, Tech. Rep., 2008.
12. F. Bellard, "Qemu, a fast and portable dynamic translator," in USENIX 2005 Annual Technical Conference, FREENIX Track, 2005, pp. 41-46.
13. C. Guillon, "Program instrumentation with qemu," in 1st International QEMU Users' Forum, vol. 1, March 2011, pp. 15-18.
14. A. Miettinen, V. Hirvisalo, and J. Knuttila, "Using qemu in timing estimation for mobile software development," in 1st International QEMU Users' Forum, vol. 1, March 2011, pp. 19-22.
15. S. Raghav, A. Marongiu, C. Pinto, D. Atienza, M. Ruggiero, and L. Benini, "Full system simulation of many-core heterogeneous socs using gpu and qemu semihosting," in Proceedings of the 5th Annual Workshop on General Purpose Processing with Graphics Processing Units, ser. GPGPU-5. New York, NY, USA: ACM, 2012, pp. 101-109.
16. C. Pinto, S. Raghav, A. Marongiu, M. Ruggiero, D. Atienza, and L. Benini, "Gpgpu-Accelerated parallel and fast simulation of thousand-core platforms," in Proceedings of the 2011 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, ser. CCGRID '11. Washington, DC, USA: IEEE Computer Society, 2011, pp. 53-62.
17. M. Gligor and F. Petrot, "Combined use of dynamic binary translation and systemc for fast and accurate mpsoc simulation," in 1st International QEMU Users' Forum, vol. 1, March 2011, pp. 19-22.
18. D. Quaglia, F. Fummi, M. Macrina, and S. Saggin, "Timing aspects in qemu/systemc synchronization," in 1st International QEMU Users' Forum, vol. 1, March 2011, pp. 11-14.
19. M. Monton, A. Portero, M. Moreno, B. Martinez, and J. Carrabina, "Mixed sw/systemc soc emulation framework," in Industrial Electronics, 2007. ISIE 2007. IEEE International Symposium on, june 2007, pp. 2338-2341.
20. J.-W. Lin, C.-C. Wang, C.-Y. Chang, C.-H. Chen, K.-J. Lee, Y.-H. Chu, J.-C. Yeh, and Y.-C. Hsiao, "Full system simulation and verification framework," in Information Assurance and Security, 2009. IAS '09. Fifth International Conference on, vol. 1, aug. 2009, pp. 165-168.
21. T.-C. Yeh and M.-C. Chiang, "On the interfacing between qemu and systemc for virtual platform construction: Using dma as a case," J. Syst. Archit., vol. 58, no. 3-4, pp. 99-111, Mar. 2012.
22. Khronos OpenCL Working Group and others, "The opencl specification," A. Munshi, Ed, 2008.
23. C. Helmstetter and V. Joloboff, "Simsoc: A systemc tlm integrated iss for full system simulation," in Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on, 30 2008-dec. 3 2008, pp. 1759-1762.
24. "SystemC 2.3.0 Users Guide," 2012.
25. A. Rahimi, I. Loi, M. Kakoee, and L. Benini, "A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters," in Design, Automation Test in Europe Conference Exhibition (DATE), 2011, march 2011, pp. 1-6.
26. D. Bortolotti, F. Paterna, C. Pinto, A. Marongiu, M. Ruggiero, and L. Benini, "Exploring instruction caching strategies for tightly-coupled shared-memory clusters," in System on Chip (SoC), 2011 International Symposium on, 31 2011-nov. 2 2011, pp. 34-41.