A large-scale cross-architecture evaluation of thread-coarsening

International Conference for High Performance Computing, Networking, Storage and Analysis, SC

Volumn , Issue , 2013, Pages

  Magni, Alberto ^a   Dubach, Christophe ^a   O'Boyle, Michael F P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

GPU; OpenCL; Regression trees; Thread coarsening

Indexed keywords

DIGITAL STORAGE; HARDWARE; PROGRAM COMPILERS;

DATA-PARALLEL PROGRAMMING; GPU; OPENCL; PARALLEL DEVICES; PERFORMANCE COUNTERS; PROGRAM PERFORMANCE; REGRESSION TREES; STATISTICAL REGRESSION;

COARSENING;

EID: 84899692998     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1145/2503210.2503268     Document Type: Conference Paper

References (28)

1. AMD Inc., AMD APP Profiler http://developer. amd. com/tools/ heterogeneous-computing/amd-app-profiler/.
2. The llvm compiler infrastructure http://llvm. org.
3. NVIDIA Corporation, NVIDIA Profiler http: //docs. nvidia. com/cuda/profiler-users-guide/.
4. Nvidia's Next Generation CUDA Compute Architecture: Fermi http://www. nvidia. com/content/PDF/fermi-white papers/NVIDIA-Fermi-Compute-Architecture Whitepaper. pdf, 2009.
5. AMD Accelerated parallel processing OpenCL, 2012.
6. Nvidia's Next Generation CUDA Compute Architecture: Kepler http://www. nvidia. com/content/PDF/kepler/ NVIDIA-Kepler-GK110-Architecture-Whitepaper. pdf, 2012.
7. MICA: Microarchitecture-Independent Characterization of Applications http://boegel. kejo. be/ELIS/mica/, 2013.
8. B. Coutinho, D. Sampaio, F. Pereira, and W. Meira. Divergence analysis and optimizations. PACT, pages 320-329, oct. 2011.
9. G. F. Diamos, A. R. Kerr, S. Yalamanchili, and N. Clark. Ocelot: A dynamic optimization framework for bulk-synchronous applications in heterogeneous systems. PACT'10, pages 353-364, New York, NY, USA, 2010. ACM.
10. C. Dubach, P. Cheng, R. M. Rabbah, D. F. Bacon, and S. J. Fink. Compiling a high-level language for gpus: (via language support for architectures and compilers). In PLDI, pages 1-12, 2012.
11. D. Grewe, Z. Wang, and M. F. O'Boyle. Portable mapping of data parallel programs to opencl for heterogeneous systems. CGO'13. ACM, 2013.
12. A. H. Hormati, M. Samadi, M. Woh, T. Mudge, and S. Mahlke. Sponge: portable stream programming on graphics engines. ASPLOS'11, pages 381-392, New York, NY, USA, 2011. ACM.
13. K. Hoste and L. Eeckhout. Comparing benchmarks using key microarchitecture-independent characteristics. pages 83-92, oct. 2006.
14. R. Karrenberg and S. Hack. Whole-function vectorization. CGO'11, pages 141-150, april 2011.
15. R. Karrenberg and S. Hack. Improving performance of opencl on cpus. CC, pages 1-20, 2012.
16. A. Kerr, G. Diamos, and S. Yalamanchili. Modeling gpu-cpu workloads and systems. GPGPU'10, pages 31-42, New York, NY, USA, 2010. ACM.
17. Y. Liu, E. Zhang, and X. Shen. A cross-input adaptive framework for gpu program optimizations. IPDPS'09, pages 1-10, may 2009.
18. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. SIGPLAN Not., 40(6):190-200, June 2005.
19. S. Moll. Decompilation of LLVM IR, 2011.
20. B. D. Ripley. Pattern Recognition and Neural Networks. Cambridge University Press, Jan. 1996.
21. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W.-m. W. Hwu. Optimization principles and application performance evaluation of a multithreaded gpu using cuda. PPoPP'08, pages 73-82, New York, NY, USA, 2008. ACM.
22. J. Sim, A. Dasgupta, H. Kim, and R. Vuduc. A performance analysis framework for identifying potential benefits in gpgpu applications. PPoPP'12, pages 11-22, New York, NY, USA, 2012. ACM.
23. S. Unkule, C. Shaltz, and A. Qasem. Automatic restructuring of gpu kernels for exploiting inter-thread data locality. CC, pages 21-40, 2012.
24. V. Volkov and J. W. Demmel. Benchmarking gpus to tune dense linear algebra. SC'08, pages 31:1-31:11, Piscataway, NJ, USA, 2008. IEEE Press.
25. M. Weiser. Program slicing. ICSE'81, pages 439-449, Piscataway, NJ, USA, 1981. IEEE Press.
26. X. Xiang, B. Bao, C. Ding, and Y. Gao. Linear-time modeling of program working set in shared cache. In Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on, pages 350-360, 2011.
27. Y. Yang, P. Xiang, J. Kong, M. Mantor, and H. Zhou. A unified optimizing compiler framework for different gpgpu architectures. TACO, 9(2):9, 2012.
28. E. Z. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen. On-the-fly elimination of dynamic irregularities for gpu computing. ASPLOS'11, pages 369-380, New York, NY, USA, 2011. ACM.