메뉴 건너뛰기




Volumn 1, Issue 1-2, 2005, Pages 91-102

Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs

Author keywords

energy efficiency; hardware software; reconfigurable; synthesis; system on chip

Indexed keywords


EID: 84899645989     PISSN: 17411068     EISSN: 17411076     Source Type: Journal    
DOI: 10.1504/ijes.2005.008811     Document Type: Article
Times cited : (3)

References (24)
  • 1
    • 84950304437 scopus 로고    scopus 로고
    • Optimal pipelining of I/O ports of the Virtex-II multiplier
    • Adhiwiyogo, M. (2004) ‘Optimal pipelining of I/O ports of the Virtex-II multiplier’, Xilinx Application Note XAPP636, online available at http://www.xilinx.com.
    • (2004) Xilinx Application Note XAPP636
    • Adhiwiyogo, M.1
  • 5
    • 4544357556 scopus 로고    scopus 로고
    • How to make smart antenna arrays
    • Devlin, M. (2003) ‘How to make smart antenna arrays’, Xilinx XCell Journal, No. 45.
    • (2003) Xilinx XCell Journal , Issue.45
    • Devlin, M.1
  • 12
    • 0032631196 scopus 로고    scopus 로고
    • Software radio architecture with smart antennas: a tutorial on algorithms and complexity
    • Razavilar, J., Rashid-Farrokhi, F. and Ray Liu, K.J. (1999) ‘Software radio architecture with smart antennas: a tutorial on algorithms and complexity’, IEEE Journal on Selected Area in Commu. (JSAC), Vol. 17, No. 4, pp.662–676.
    • (1999) IEEE Journal on Selected Area in Commu. (JSAC) , vol.17 , Issue.4 , pp. 662-676
    • Razavilar, J.1    Rashid-Farrokhi, F.2    Ray Liu, K.J.3
  • 13
    • 18644365803 scopus 로고    scopus 로고
    • IP columns support application specific FPGAs
    • Souza, C. (2003) ‘IP columns support application specific FPGAs’, EE Times, online available at http://www.eetimes.com/story/OEG20031208S0061.
    • (2003) EE Times
    • Souza, C.1
  • 15
    • 32544441155 scopus 로고    scopus 로고
    • Allocation and scheduling of conditional task graph in hardware/software co-synthesis
    • Xie, Y. and Wolf, W. (2001) ‘Allocation and scheduling of conditional task graph in hardware/software co-synthesis’, Design, Automation, and Test in Europe (DATE), pp.620–625.
    • (2001) Design, Automation, and Test in Europe (DATE) , pp. 620-625
    • Xie, Y.1    Wolf, W.2
  • 16
    • 84950306516 scopus 로고    scopus 로고
    • documentation
    • XPower (2003) documentation available online at http://www.xilinx.com/xlnx/xilprodcatproductjsp?title=xpower.
    • (2003)
    • XPower1
  • 17
    • 84950304513 scopus 로고    scopus 로고
    • Celoxica, Inc., www.celoxica.com.
  • 18
    • 84950303872 scopus 로고    scopus 로고
    • SMART Simulation Model, documentation
    • SMART Simulation Model, documentation available online at http://www.synopsys.com/products/lm/doc/smartmodel.html.
  • 19
    • 84950304997 scopus 로고    scopus 로고
    • Triscend, Inc., http://www.triscend.com.
  • 20
    • 84950305660 scopus 로고    scopus 로고
    • Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations
    • Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, available online at http://www.xilinx.com.
  • 21
    • 84950304436 scopus 로고    scopus 로고
    • Virtex-II pro platform FPGA user guide
    • Virtex-II pro platform FPGA user guide, http://www.xilinx.com/publications/products/v2pro/handbook/.
  • 22
    • 84950303514 scopus 로고    scopus 로고
    • Xilinx Corporation, Inc., www.xilinx.com.
  • 23
    • 84950306540 scopus 로고    scopus 로고
    • Xilinx Software Manuals, online available at http://support.xilinx.com/support/softwaremanuals.htm.
    • Xilinx Software Manuals1
  • 24
    • 84950304184 scopus 로고    scopus 로고
    • Xilinx Spreadsheet Power Tools
    • Xilinx Spreadsheet Power Tools, available online at http://www.xilinx.com/ise/powertools/spreadsheetpt.htm.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.