Parallel architecture dedicated to connected component analysis

Proceedings - International Conference on Pattern Recognition

Volumn 4, Issue , 1996, Pages 699-703

  Mozef, Eril ^a   Weber, Serge ^a   Jaber, Jamal ^a   Tisserand, Etienne ^a  

^a INSTITUT JEAN LAMOUR   (France)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL ARCHITECTURES; PATTERN RECOGNITION; TIME SWITCHES; TREES (MATHEMATICS); VIDEO SIGNAL PROCESSING;

CONNECTED COMPONENT ANALYSIS; CONNECTED COMPONENT LABELING; LINEAR PROCESSING; ONE-DIMENSIONAL ARRAYS; PROPAGATION TIME; PROPOSED ARCHITECTURES; REAL-TIME IMAGE ANALYSIS; SEQUENTIAL PROCESSING;

COMPUTER ARCHITECTURE;

EID: 84898830174     PISSN: 10514651     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPR.1996.547655     Document Type: Conference Paper

References (17)

1. V.K.P. Kumar, "Parallel architectures and algorithms for image understanding", Academic Press INC, 1991.
2. H. M. Alnuweiri, and V.K. Prasanna, "Parallel architectures and algorithms for image component labeling", IEEE Transactions On Pattern Analysis and Machine Intelligence, Oct.1992, vol. 14, no. 10, pp. 1014-1034.
3. K. Hwang, P.S. Tseng, and D. Kim, "An Orthogonal multiprocessor for parallel scientific computations", IEEE Transactions on computers, Jan. 1989, vol. 38, no. 1, pp.47-61.
4. P. T. Balsara, and M. J. Irwin, "Intermediate-level vision tasks on a memory array architecture", Machine Vision and Applications, 1993, vol. 6, pp. 50-65.
5. A.L. Fisher, "Scan line array processors for image computation", lntemational Conference on Computer Architecture, 1986, pp. 338-345.
6. D. Chin, J. Passe, F. Bemard, H. Taylor, S. Knight, "The Princeton engine: A Real-Time video system simulator", IEEE Transactions on Consumer Electronics, May 1988, vol. 34, no. 2, pp. 285-297.
7. S. Knight, D. Chin, H. Taylor, J. Peters, "The Samoff engine: A Massively parallel computer for high definition system simulation", International Conference on Application Specific Array Processors, 1992, pp. 342-356.
8. Y-C. Shin, R. Sridhar, V. Demjanenko, P. W. Palumbo, and S. N. Shihari, "A Special-purpose content addressable memory chip for real-time image processing", IEEE Journal of Solid-state Circuit, May 1992, vol. 27, no. 5, pp. 737-744.
9. A. Rosenfeld, and J. L. Pfaltz, "Sequential operations in digital picture processing", Joumal of the Association for Computing Machinery, 1966, vol. 13, no. 4, pp. 471-494.
10. C. R . Dyer, and A. Rosenfeld, "Parallel image processing by memory-augmented cellular automata", IEEE Trunsuctions On Pattem Analysis and Machine Intelligence, 1981, vol. PAMI-3, no. 1, pp. 29-41.
11. M. J. Duff, and T. J. Fountain, "Cellular logic image processing", New York: Academic, 1986.
12. R. Miller, and V. K. Prasanna-Kumar, "Meshes with reconfigurable buses", Proc. Of the 5th MIT Conf. Advanced Research in VLSI, Mars 1988, pp. 163-178.
13. H. Li, and M. Maresca, "Polymorphic-Torus architecture for computer vision", IEEE Transactions On Pattem Analysis and Machine Intelligence, March 1989, vol. 11, no. 3, pp. 233-243.
14. M. Maresca, and H. Li, M. Lavin, "Connected component labeling on Polymorphic-Torus architecture", IEEE Int. Conf. Computer Vision Pattern Recognition, Ann Arbor, 1988, pp. 951-956.
15. S. Olariu, J. L. Schwing, and J. Zhang, "Fast component labelling and convex hull computation reconfigurable meshes", Image and Vision Computing, 1993, vol. 11, no. 7, pp. 447-455.
16. C. C. Weems, S. P. Levitan, A. R. Hanson, E. M. Riseman, D.B. Shu, and J.G. Nash, "The Image understanding architecture", International Journal of Computer Vision, 1989, vol. 2, pp. 251-282.
17. E. Mozef, S. Weber, J. Jaber, and G. Prieur, "Parallel architecture dedicated to image component labelling in O(n log n): FPGA implementation", European Symposium On Lasers, Optics, and Vision for Productivity in Manufacturing U, BesanGon, France, June 96. (accepted for publication in the Conference Proceedings) 1988, pp. 951-956.