A survey of architectural techniques for improving cache power efficiency

Sustainable Computing: Informatics and Systems

Volumn 4, Issue 1, 2014, Pages 33-43

  Mittal, Sparsh ^a  

^a OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

Cache energy saving techniques; Dynamic energy; Energy efficiency; Green computing; Leakage energy; Power management

Indexed keywords

ENERGY CONSERVATION; ENERGY UTILIZATION; GREEN COMPUTING; POWER MANAGEMENT; SURVEYS;

CACHE ARCHITECTURE; CACHE ENERGY; DYNAMIC ENERGY; LEAKAGE ENERGIES; LOW-POWER OPERATION; MODERN PROCESSORS; POWER EFFICIENCY; SUSTAINABLE COMPUTING;

ENERGY EFFICIENCY;

EID: 84897572369     PISSN: 22105379     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.suscom.2013.11.001     Document Type: Article

References (150)

1. S. Murugesan Harnessing green IT: principles and practices IT Professional 10 1 2008 24 33 (Pubitemid 351225229)
2. S. Borkar Design challenges of technology scaling Micro IEEE 19 4 1999 23 29
3. G. Gammie, A. Wang, H. Mair, R. Lagerquist, M. Chau, P. Royannez, S. Gururajarao, and U. Ko Smartreflex power and performance management technologies for 90 nm, 65 nm, and 45 nm mobile application processors Proceedings of the IEEE 98 2 2010 144 159
4. International Technology Roadmap for Semiconductors (ITRS), 2011. http://www.itrs.net/Links/2011ITRS/2011Chapters/2011ExecSum.pdf.
5. S. Borkar Thousand core chips: a technology perspective 44th Annual Design Automation Conference ACM 2007 746 749 (Pubitemid 47130064)
6. First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem), Tech. Rep., Intel Whitepaper, 2008.
7. B. Stackhouse et al. A 65 nm 2-billion transistor quad-core Itanium processor IEEE Journal of Solid-State Circuits 44 1 2009 18 31
8. R. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer, P. Gronowski, and T. Grutkowski A 32 nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2011 84 86
9. A. Vardhan, and Y. Srikant Exploiting critical data regions to reduce data cache energy consumption Tech. Rep., Indian Institute of Science Bangalore 2013
10. S. Li, J. Ahn, R. Strong, J. Brockman, D. Tullsen, and N. Jouppi McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures 42nd IEEE/ACM International Symposium on Microarchitecture (MICRO) 2009 469 480
11. S. Rodriguez, and B. Jacob Energy/power breakdown of pipelined nanometer caches (90 nm/65 nm/45 nm/32 nm) International Symposium on Low Power Electronics and Design ACM 2006 25 30 (Pubitemid 46613753)
12. J. Butts, and G. Sohi A static power model for architects International Symposium on Microarchitecture 2000 191 201
13. D. Helms, E. Schmidt, and W. Nebel Leakage in CMOS circuits - an introduction Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 2004 17 35 (Pubitemid 39744609)
14. A. Udipi, N. Muralimanohar, and R. Balasubramonian Non-uniform power access in large caches with low-swing wires International Conference on High Performance Computing (HiPC) IEEE 2009 59 68
15. S. Mittal Dynamic Cache Reconfiguration Based Techniques for Improving Cache Energy Efficiency 2013 Iowa State University (Ph.D. Thesis)
16. L. Li, I. Kadayif, Y. Tsai, N. Vijaykrishnan, M. Kandemir, M. Irwin, and A. Sivasubramaniam Leakage energy management in cache hierarchies IEEE PACT 2002 131 140
17. S. Kaxiras, and M. Martonosi Computer architecture techniques for power-efficiency Synthesis Lectures on Computer Architecture 3 1 2008 1 207
18. J. Kin, M. Gupta, and W. Mangione-Smith The filter cache: an energy efficient memory structure 30th International Symposium on Microarchitecture (MICRO) 1997 184 193
19. M. Rawlins, and A. Gordon-Ross On the interplay of loop caching, code compression, and cache configuration 16th Asia and South Pacific Design Automation Conference 2011 243 248
20. Y.-Y. Tsai, and C.-H. Chen Energy-efficient trace reuse cache for embedded processors IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 9 2011 1681 1694
21. A. Gordon-Ross, S. Cotterell, and F. Vahid Tiny instruction caches for low power embedded systems ACM Transactions in Embedded Computing Systems 2 4 2003 449 481
22. R. Giorgi, and P. Bennati Reducing leakage in power-saving capable caches for embedded systems by using a filter cache Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture 2007 97 104
23. M. Powell, A. Agrawal, T. Vijaykumar, B. Falsafi, and K. Roy Reducing set-associative cache energy via way-prediction and selective direct-mapping 34th International Symposium on Microarchitecture 2001 54 65 (Pubitemid 34086854)
24. P. Carazo Minguela, R. Apolloni, F. Castro, D. Chaver, L. Pinuel, and F. Tirado L1 data cache power reduction using a forwarding predictor Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation 2011 116 125
25. C. Ballapuram, A. Sharif, and H. Lee Exploiting access semantics and program behavior to reduce snoop power in chip multiprocessors ACM Sigplan Notices, vol. 43 2008 60 69 (Pubitemid 351585394)
26. Z. Zhu, and X. Zhang Access-mode predictions for low-power cache design Micro IEEE 22 2 2002 58 71 (Pubitemid 34434064)
27. B. Calder, D. Grunwald, and J. Emer Predictive sequential associative cache International Symposium on High-Performance Computer Architecture 1996 244 253
28. D. Nicolaescu, B. Salamat, A. Veidenbaum, and M. Valero Fast speculative address generation and way caching for reducing L1 data cache energy International Conference on Computer Design (ICCD) 2006 101 107
29. M. Ghosh, E. Ozer, S. Ford, S. Biles, and H. Lee Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches International Symposium on Low Power Electronics and Design 2009 165 170
30. G. Memik, G. Reinman, and W. Mangione-Smith Just say no: benefits of early cache miss determination International Symposium on High-Performance Computer Architecture (HPCA) 2003 307 316
31. G. Keramidas, P. Xekalakis, and S. Kaxiras Applying decay to reduce dynamic power in set-associative caches High Performance Embedded Architectures and Compilers 2007 38 53
32. Z. Mingming, C. Xiaotao, and Z. Ge Reducing cache energy consumption by tag encoding in embedded processors International Symposium on Low Power Electronics and Design (ISLPED) 2007 367 370
33. R. Min, W. Jone, and Y. Hu Location cache: a low-power L2 cache system International Symposium on Low Power Electronics and Design (ISLPED) IEEE 2004 120 125 (Pubitemid 40454696)
34. Z. Fang, L. Zhao, X. Jiang, S. Lu, R. Iyer, T. Li, and S. Lee Reducing L1 caches power by exploiting software semantics International Symposium on Low Power Electronics and Design (ISLPED) 2012
35. T. Jones, S. Bartolini, B. De Bus, J. Cavazos, and F. O'Boyle Instruction cache energy saving through compiler way-placement Design, Automation and Test in Europe (DATE) IEEE 2008 1196 1201
36. C. Yu, and P. Petrov Aggressive snoop reduction for synchronized producer-consumer communication in energy-efficient embedded multi-processors 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis 2007 245 250 (Pubitemid 351203974)
37. K.T. Sundararajan, V. Porpodas, T.M. Jones, N.P. Topham, and B. Franke Cooperative partitioning: energy-efficient cache partitioning for high-performance CMPs International Symposium on High-Performance Computer Architecture (HPCA) 2012
38. T. Kalyan, and M. Mutyam Word-interleaved cache: an energy efficient data cache architecture ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED) 2008 265 270
39. K. Inoue, T. Ishihara, and K. Murakami Way-predicting set-associative cache for high performance and low energy consumption International Symposium on Low Power Electronics and Design 1999 273 275 (Pubitemid 30502881)
40. J. Yang, and R. Gupta Energy efficient frequent value data cache design International Symposium on Microarchitecture (MICRO) 2002 197 207
41. S. Dropsho, A. Buyuktosunoglu, R. Balasubramonian, D.H. Albonesi, S. Dwarkadas, G. Semeraro, G. Magklis, and M.L. Scott Integrating adaptive on-chip storage structures for reduced dynamic power PACT 2002
42. Z. Hongwei, Z. Chengyi, and Z. Mingxuan Improved way prediction policy for low-energy instruction caches Embedded Software and Systems 2007 425 436 (Pubitemid 351176786)
43. H. Park, S. Yoo, and S. Lee A multistep tag comparison method for a low-power L2 cache IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 4 2012 559 572
44. J. Kwak, and Y. Jeon Compressed tag architecture for low-power embedded cache systems Journal of Systems Architecture 56 9 2010 419 428
45. M. Loghi, P. Azzoni, and M. Poncino Tag overflow buffering: Reducing total memory energy by reduced-tag matching IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 5 2009 728 732
46. A. Shafiee, N. Shahidi, and A. Baniasadi Using partial tag comparison in low-power snoop-based chip multiprocessors A. Varbanescu, A. Molnos, R. van, Nieuwpoort Computer Architecture, vol. 6161 of Lecture Notes in Computer Science 2012 Springer Berlin, Heidelberg 211 221
47. J. Gu, H. Guo, and P. Li Robtic: An on-chip instruction cache design for low power embedded systems 15th IEEE RTCSA 2009 419 424
48. F.M. Sleiman, R.G. Dreslinski, and T.F. Wenisch Embedded way prediction for last-level caches IEEE 30th International Conference on Computer Design (ICCD) 2012 167 174
49. Y.K. Cho, S.T. Jhang, and C.S. Jhon Selective word reading for high performance and low power processor ACM Symposium on Research in Applied Computation 2011 25 30
50. J. Nemeth, R. Min, W. Jone, and Y. Hu Location cache design and performance analysis for chip multiprocessors IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 1 2011 104 117
51. L. Fan, P. Cao, J. Almeida, and A. Broder Summary cache: a scalable wide-area web cache sharing protocol IEEE/ACM Transactions on Networking (TON) 8 3 2000 281 293
52. Y. Guo, P. Narayanan, M.A. Bennaser, S. Chheda, and C.A. Moritz Energy-efficient hardware data prefetching IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 2 2011 250 263
53. G.H. Loh 3D-stacked memory architectures for multi-core processors ACM SIGARCH Computer Architecture News 36 2008 453 464
54. http://www.tezzaron.com/technology/FaStack.htm (2013).
55. B. Black et al. Die stacking (3D) microarchitecture IEEE/ACM International Symposium on Microarchitecture (MICRO) 2006 469 479 (Pubitemid 351337019)
56. D. Jevdjic, S. Volos, and B. Falsafi Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? Have it all with footprint cache International Symposium on Computer Architecture (ISCA) 2013
57. H. Sun, J. Liu, R.S. Anigundi, N. Zheng, J.-Q. Lu, K. Rose, and T. Zhang 3D DRAM design and application to 3D multicore systems IEEE Design and Test of Computers 26 5 2009 36 47
58. K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge Drowsy caches: simple techniques for reducing leakage power International Symposium on Computer Architecture (ISCA) 2002 148 157 (Pubitemid 34691858)
59. T super-drowsy techniques for low-leakage high-performance instruction caches International Symposium on Low Power Electronics and Design (ISLPED) 2004 54 57 (Pubitemid 40454682)
60. H. Hanson, M. Hrishikesh, V. Agarwal, S. Keckler, and D. Burger Static energy reduction techniques for microprocessor caches IEEE Transactions on VLSI Systems 1 3 2003 303 313
61. A. Agarwal, H. Li, and K. Roy DRG-cache: a data retention gated-ground cache for low power Design Automation Conference 2002 473 478
62. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. Vijaykumar Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories International Symposium on Low Power Electronics and Design (ISLPED) 2000 90 95
63. W. Zhang, M. Karakoy, M. Kandemir, and G. Chen A compiler approach for reducing data cache energy 17th Annual International Conference on Supercomputing ACM 2003 76 85
64. S. Petit, J. Sahuquillo, J. Such, and D. Kaeli Exploiting temporal locality in drowsy cache policies 2nd Conference on Computing Frontiers ACM 2005 371 377 (Pubitemid 43325374)
65. N. Mohyuddin, R. Bhatti, and M. Dubois Controlling leakage power with the replacement policy in slumberous caches 2nd Conference on Computing Frontiers ACM 2005 161 170 (Pubitemid 43325351)
66. J. Hu, A. Nadgir, N. Vijaykrishnan, M. Irwin, and M. Kandemir Exploiting program hotspots and code sequentiality for instruction cache leakage management International Symposium on Low Power Electronics and Design ACM 2003 402 407
67. Y. Zhao, X. Li, D. Tong, and X. Cheng Reuse distance based cache leakage control 14th International Conference on High Performance Computing Springer-Verlag 2007 356 367
68. S. Chung, and K. Skadron On-demand solution to minimize I-Cache leakage energy with maintaining performance IEEE Transactions on Computers 57 1 2008 7 24 (Pubitemid 350225915)
69. P. Kalla, X.S. Hu, and J. Henkel Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14 1 2006 69 80
70. A. Bardine, M. Comparetti, P. Foglia, and C.A. Prete Evaluation of leakage reduction alternatives for deep submicron dynamic nonuniform cache architecture caches IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2013
71. S. Kaxiras, Z. Hu, and M. Martonosi Cache decay: exploiting generational behavior to reduce cache leakage power 28th International Symposium on Computer Architecture (ISCA) 2001 240 251 (Pubitemid 32825409)
72. H. Zhou, M. Toburen, E. Rotenberg, and T. Conte Adaptive mode control: a static-power-efficient cache design ACM Transactions on Embedded Computing Systems 2 3 2003 347 372
73. J. Abella, A. González, X. Vera, and M. O'Boyle IATAC: a smart predictor to turn-off L2 cache lines ACM Transactions on Architecture and Code Optimization 2 1 2005 55 77
74. S.-H. Yang, B. Falsafi, M.D. Powell, K. Roy, and T.N. Vijaykumar An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches 7th International Symposium on High-Performance Computer Architecture (HPCA) 2001
75. S. Mittal, and Z. Zhang EnCache: improving cache energy efficiency using a software-controlled profiling cache IEEE International Conference On Electro/Information Technology Indianapolis, USA 2012
76. K. Sundararajan, T. Jones, and N. Topham Smart cache: a self adaptive cache architecture for energy efficiency International Conference on Embedded Computer Systems (SAMOS) IEEE 2011 41 50
77. D. Benitez, J. Moure, D. Rexachs, and E. Luque A reconfigurable cache memory with heterogeneous banks Design, Automation and Test in Europe Conference and Exhibition (DATE) IEEE 2010 825 830
78. K. Tanaka, and T. Kawahara Leakage energy reduction in cache memory by data compression ACM SIGARCH Computer Architecture News 35 5 2007 17 24
79. J. Li, and Y. Hwang Snug set-associative caches: reducing leakage power while improving performance International Symposium on Low Power Electronics and Design 2005 345 350 (Pubitemid 41731683)
80. H. Kim, and J. Kim A leakage-aware L2 cache management technique for producer-consumer sharing in low-power chip multiprocessors Journal of Parallel and Distributed Computing 2011
81. A. Bardine, M. Comparetti, P. Foglia, G. Gabrielli, C. Prete, and P. Stenström Leveraging data promotion for low power D-NUCA caches 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (DSD), IEEE IEEE 2008 307 316
82. M.A.Z. Alves et al. Energy savings via dead sub-block prediction International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) 2012
83. S. Mittal, Z. Zhang, and Y. Cao CASHIER: A Cache Energy Saving Technique for QoS Systems 26th International Conference on VLSI Design IEEE 2013 43 48
84. S. Mittal, and Z. Zhang Palette: a cache leakage energy saving technique for green computing. C. Catlett, W. Gentzsch, L. Grandinetti, G. Joubert, J. Vazquez-Poletti, HPC: Transition Towards Exascale Processing, Advances in Parallel Computing 2013 IOS Press
85. W. Zhang, J. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. Irwin Compiler-directed instruction cache leakage optimization International Symposium on Microarchitecture (MICRO) 2002 208 218
86. M. Ghosh, and H. Lee Virtual exclusion: an architectural approach to reducing leakage energy in caches for multiprocessor systems International Conference on Parallel and Distributed Systems, vol. 2 IEEE 2007 1 8
87. S. Kaxiras, P. Xekalakis, and G. Keramidas A simple mechanism to adapt leakage-control policies to temperature International Symposium on Low Power Electronics and Design (ISLPED) 2005 54 59 (Pubitemid 41731625)
88. Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, M. Stan, and K. Skadron State-preserving vs. non-state-preserving leakage control in caches Design, Automation and Test in Europe Conference and Exhibition, vol. 1 IEEE 2004 22 27
89. D.H. Albonesi Selective cache ways: on-demand cache resource allocation International Symposium on Microarchitecture 1999 248 259
90. I. Kotera, K. Abe, R. Egawa, H. Takizawa, and H. Kobayashi Power-aware dynamic cache partitioning for CMPs Transactions on High-Performance Embedded Architectures and Compilers III 2011 135 153
91. K. Meng, R. Joseph, R. Dick, and L. Shang Multi-optimization power management for chip multiprocessors PACT 2008 177 186
92. C. Zhang, F. Vahid, and W. Najjar A highly configurable cache architecture for embedded systems International Symposium on Computer Architecture (ISCA) 2003 136 146
93. J. Ku, S. Ozdemir, G. Memik, and Y. Ismail Thermal management of on-chip caches through power density minimization International Symposium on Microarchitecture (MICRO) 2005 283 293 (Pubitemid 44500144)
94. H. Noori, M. Goudarzi, K. Inoue, and K. Murakami Improving energy efficiency of configurable caches via temperature-aware configuration selection IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2008 363 368
95. S. Yang, B. Falsafi, M. Powell, and T. Vijaykumar Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay International Symposium on High-Performance Computer Architecture (HPCA) 2002 151 161
96. S. Mittal, and Z. Zhang MANAGER: A Multicore Shared Cache Energy Saving Technique for QoS Systems 2013 Tech. Rep., Iowa State University
97. G. Keramidas, C. Datsios, and S. Kaxiras A framework for efficient cache resizing International Conference on Embedded Computer Systems (SAMOS) IEEE 2012 76 85
98. H. Kim, J. Ahn, and J. Kim Replication-aware leakage management in chip multiprocessors with private L2 cache International Symposium on Low Power Electronics and Design 2010 135 140
99. R. Reddy, and P. Petrov Cache partitioning for energy-efficient and interference-free embedded multitasking ACM Transactions on Embedded Computing Systems (TECS) 9 3 2010 16
100. W. Wang, and P. Mishra Dynamic reconfiguration of two-level caches in soft real-time embedded systems IEEE Computer Society Annual Symposium on VLSI 2009 145 150
101. W. Wang, P. Mishra, and S. Ranka Dynamic cache reconfiguration and partitioning for energy optimization in real-time multicore systems 48th Design Automation Conference 2011 948 953
102. K.T. Sundararajan, T.M. Jones, and N.P. Topham The smart cache: an energy-efficient cache architecture through dynamic adaptation International Journal of Parallel Programming 2012
103. L. Yuan, S. Leventhal, J. Gu, and G. Qu TALk: a temperature-aware leakage minimization technique for real-time systems IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30 10 2011 1564 1568
104. L. He, W. Liao, and M. Stan System level leakage reduction considering the interdependence of temperature and leakage Design Automation Conference 2004 12 17
105. M. Sato, R. Egawa, H. Takizawa, and H. Kobayashi A voting-based working set assessment scheme for dynamic cache resizing mechanisms IEEE International Conference on Computer Design (ICCD) 2010 98 105
106. K. Kedzierski, F. Cazorla, R. Gioiosa, A. Buyuktosunoglu, and M. Valero Power and performance aware reconfigurable cache for CMPs Second International Forum on Next-Generation Multicore/Manycore Technologies ACM 2010
107. X. Jiang, A. Mishra, L. Zhao, R. Iyer, Z. Fang, S. Srinivasan, S. Makineni, P. Brett, and C. Das ACCESS: smart scheduling for asymmetric cache CMPs International Symposium on High Performance Computer Architecture (HPCA) 2011 527 538
108. M. Rawlins, and A. Gordon-Ross CPACT - the conditional parameter adjustment cache tuner for dual-core architectures International Conference on Computer Design (ICCD) 2011 396 403
109. M. Monchiero, R. Canal, and A. Gonzalez Using coherence information and decay techniques to optimize L2 cache leakage in CMPs International Conference on Parallel Processing (ICPP) 2009 1 8
110. J. Zhao, C. Xu, and Y. Xie Bandwidth-aware reconfigurable cache design with hybrid memory technologies International Conference on Computer-Aided Design 2010 IEEE Press 48 55
111. H. Ghasemi, S. Draper, and N.S. Kim Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors International Symposium on High Performance Computer Architecture (HPCA) 2011 38 49
112. K. Kedzierski, M. Moreto, F. Cazorla, and M. Valero Adapting cache partitioning algorithms to pseudo-LRU replacement policies International Symposium on Parallel and Distributed Processing (IPDPS) 2010 1 12
113. X. Fu, K. Kabir, and X. Wang Cache-aware utilization control for energy efficiency in multi-core real-time systems 23rd Euromicro Conference on Real-Time Systems (ECRTS) IEEE 2011 102 111
114. H. Hajimiri, P. Mishra, and S. Bhunia Dynamic cache tuning for efficient memory based computing in multicore architectures IEEE International Conference on VLSI Design 2013
115. M. Lodde, and et al. Dynamic last-level cache allocation to reduce area and power overhead in directory coherence protocols C. Kaklamanis, T. Papatheodorou, P. Spirakis, Euro-Par 2012 Parallel Processing, vol. 7484 of Lecture Notes in Computer Science 2012 Springer 206 218
116. A. Nacul, and T. Givargis Dynamic voltage and cache reconfiguration for low power Design, automation and test in Europe-Volume 2 IEEE Computer Society 2004
117. R. Jejurikar, C. Pereira, and R. Gupta Leakage aware dynamic voltage scaling for real-time embedded systems Design Automation Conference IEEE 2004 275 280
118. W. Wang, and P. Mishra Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems 23rd International Conference on VLSI Design 2010 357 362
119. Z. Ge, T. Mitra, and W. Wong A DVS-based pipelined reconfigurable instruction memory Design Automation Conference 2009 897 902
120. H. Hajimiri, K. Rahmani, and P. Mishra Synergistic integration of dynamic cache reconfiguration and code compression in embedded systems International Green Computing Conference and Workshops (IGCC) IEEE 2011 1 8
121. S. Kim, J. Lee, J. Kim, and S. Hong Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits International Symposium on Microarchitecture 2011 420 429
122. I. Kadayif, A. Zorlubas, S. Koyuncu, O. Kabal, D. Akcicek, Y. Sahin, and M. Kandemir Capturing and optimizing the interactions between prefetching and cache line turnoff Microprocessors and Microsystems 32 7 2008 394 404
123. Y.-J. Chen, C.-L. Yang, J.-W. Chi, and J.-J. Chen TACLC: timing-aware cache leakage control for hard real-time systems IEEE Trans. Comput. 60 6 2011 767 782
124. W. Wang, S. Ranka, and P. Mishra A general algorithm for energy-aware dynamic reconfiguration in multitasking systems 24th International Conference on VLSI Design 2011 334 339
125. M. Paul, and P. Petrov Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 11 2011 2067 2080
126. K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa, H. Nunogami, T. Arakawa, and H. Hamano A low power SRAM using auto-backgate-controlled MT-CMOS International Symposium on Low Power Electronics and Design IEEE 1998 293 298
127. R.L. Mattson Evaluation techniques in storage hierarchies IBM Journal of Research and Development 2010 9
128. M.K. Qureshi, and Y.N. Patt Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches International Symposium on Microarchitecture 2006 423 432 (Pubitemid 351337015)
129. Y. Wang, S. Roy, and N. Ranganathan Run-time power-gating in caches of GPUs for leakage energy savings Design, Automation Test in Europe Conference Exhibition (DATE) 2012 300 303
130. J. Abella, and A. González Heterogeneous way-size cache International Conference on Supercomputing ACM 2006 239 248 (Pubitemid 47168510)
131. W. Wong, C. Koh, Y. Chen, and H. Li VOSCH: voltage scaled cache hierarchies 25th International Conference on Computer Design (ICCD) IEEE 2007 496 503
132. A. Malik, B. Moyer, and D. Cermak A low power unified cache architecture providing power and performance flexibility International Symposium on Low Power Electronics and Design (ISLPED) 2000 241 243
133. G. Gerosa, S. Curtis, M. D'Addeo, B. Jiang, B. Kuttanna, F. Merchant, B. Patel, M. Taufique, and H. Samarchi A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile PCs in 45 nm hi-κ metal gate CMOS IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers 2008 256 611
134. J. Chang, M. Huang, J. Shoemaker, J. Benoit, S. Chen, W. Chen, S. Chiu, R. Ganesan, G. Leong, and V. Lukka et al. The 65-nm 16-MB shared on-die L3 cache for the dual-core intel xeon processor 7100 series IEEE Journal of Solid-State Circuits 42 4 2007 846 852 (Pubitemid 46495402)
135. S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, S. Kottapalli, and S. Vora A 45 nm 8-core enterprise Xeon processor IEEE Journal of Solid-State Circuits 45 1 2010 7 14
136. N. Kurd, S. Bhamidipati, C. Mozak, J. Miller, T. Wilson, M. Nemani, and M. Chowdhury Westmere: a family of 32 nm IA processors IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 96 97
137. N. Sakran, M. Yuffe, M. Mehalel, J. Doweck, E. Knoll, and A. Kovacs The implementation of the 65 nm dual-core 64b Merom processor IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers 2007 106 590
138. P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, and J. Dong et al. 90 nm low leakage SoC design techniques for wireless applications IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers 2005 138 589
139. H. Mair, A. Wang, G. Gammie, D. Scott, P. Royannez, S. Gururajarao, M. Chau, R. Lagerquist, L. Ho, and M. Basude et al. A 65-nm mobile multimedia applications processor with an adaptive power management scheme to compensate for variations IEEE Symposium on VLSI Circuits 2007 224 225 (Pubitemid 351306632)
140. G. Gammie, A. Wang, M. Chau, S. Gururajarao, R. Pitts, F. Jumel, S. Engel, P. Royannez, R. Lagerquist, and H. Mair et al. A 45 nm 3.5 g baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers 2008 258 611
141. V. George, S. Jahagirdar, C. Tong, K. Smits, S. Damaraju, S. Siers, V. Naydenov, T. Khondker, S. Sarkar, and P. Singh Penryn: 45-nm next generation Intel® core 2 processor IEEE Asian Solid-State Circuits Conference (ASSCC) 2007 14 17
142. A. Branover, D. Foley, and M. Steinman AMD fusion APU: llano IEEE Micro 32 2 2012 28 37
143. K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang, B. Zheng, and M. Bohr SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction IEEE Journal of Solid-State Circuits 40 4 2005 895 901
144. Y. Wang, U. Bhattacharya, F. Hamzaoglu, P. Kolar, Y. Ng, L. Wei, Y. Zhang, K. Zhang, and M. Bohr A 4.0 GHz 291 Mb voltage-scalable SRAM design in a 32 nm high-k+ metal-gate CMOS technology with integrated power management IEEE Journal of Solid-State Circuits 45 1 2010 103 110
145. F. Hamzaoglu, K. Zhang, Y. Wang, H. Ahn, U. Bhattacharya, Z. Chen, Y. Ng, A. Pavlov, K. Smits, and M. Bohr A 3.8 GHz 153 Mb SRAM design with dynamic stability enhancement and leakage reduction in 45 nm high-k metal gate CMOS technology IEEE Journal of Solid-State Circuits 44 1 2009 148 154
146. Y. Wang, H. Ahn, U. Bhattacharya, T. Coan, F. Hamzaoglu, W. Hafez, C. Jan, R. Kolar, S. Kulkarni, and J. Lin et al. A 1.1 GHz 12μA/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS with integrated leakage reduction for mobile applications IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers 2007 324 606
147. 2 256 kb dual-V/sub cc/SRAM building block in 65 nm CMOS IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers 2006 2572 2581
148. S. Kim, and J. Lee Write buffer-oriented energy reduction in the L1 data cache of two-level caches for the embedded system 20th Great Lakes Symposium on VLSI ACM 2010 257 262
149. N. Kim, K. Flautner, D. Blaauw, and T. Mudge Drowsy instruction caches. leakage power reduction using dynamic voltage scaling and cache sub-bank prediction 35th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 2002 219 230
150. Z. Xie, D. Tong, and X. Cheng WHOLE: a low energy I-Cache with separate way history IEEE International Conference on Computer Design 2009 137 143