Monolithic three-dimensional integration of carbon nanotube FET complementary logic circuits

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2013, Pages

  Wei, Hai ^a   Shulaker, Max ^a   Wong, H S Philip ^a   Mitra, Subhasish ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84894296380     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2013.6724663     Document Type: Conference Paper

References (16)

1. P. Batude, et al., "3D Monolithic Integration," IEDM, pp. 151, 2011.
2. H. Wei, et al., "Monolithic Three-Dimensional Integrated Circuits using Carbon Nanotube FETs and Interconnects," IEDM, pp. 577, 2009.
3. L. Chang, et al., "IEDM short course", IEDM, 2012.
4. H. Wei, et al., "Cooling Three-Dimensional Integrated Circuits using Power Delivery Networks," IEDM, pp. 327, 2012.
5. J. Zhang, et al., "Robust Digital VLSI using Carbon Nanotubes," IEEE Trans. CAD, Vol. 31, pp. 453, 2012.
6. N. Patil, et al., "Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned Carbon Nanotube Immune Logic Structures," Symp. VLSI Tech., pp. 205, 2008.
7. N. Patil, et al., "VMR: VLSI-Compatible Metallic Carbon Nanotube Removal for Imperfection-Immune Cascaded Multi-Stage Digital Logic Circuits using Carbon Nanotube FETs," IEDM, pp. 573, 2009.
8. M. Shulaker, et al., "Sensor-to-Digital Interface Built Entirely with Carbon Nanotube FETs," JSSC, accepted, 2013.
9. C. Wang, et al., "Synthesis and Device Applications of High-Density Aligned Carbon Nanotubes Using Low-Pressure Chemical Vapor Deposition and Stacked Multiple Transfer," Nano Research, Vol. 3, pp. 831, 2010.
10. H. Wei, et al., "Efficient Metallic Carbon Nanotube Removal Readily Scalable to Wafer-Level VLSI CNFET Circuits," Symp. VLSI Tech., pp. 237, 2010.
11. D. Shahrjerdi, et al., "High Device Yield Carbon Nanotube NFETs for High-Performance Logic Applications," IEDM, pp. 509, 2011.
12. S. Wong, et al., "Monolithic 3D Integrated Circuits," Symp. VLSI-TSA, pp. 1, 2007.
13. H. Wei, et al., "Air-Stable Technique for Fabricating n-Type Carbon Nanotube FETs," IEDM, pp. 505, 2011.
14. A. Franklin, et al., "Length Scaling of Carbon Nanotube Transistors," Nature Nanotechnology, Vol. 5, pp. 858, 2010.
15. S. Bobba, et al., "CELONCEL: Effective Design Technique for 3-D Monolithic Integration targeting High Performance Integrated Circuits," ASP-DAC, pp. 336, 2011.
16. L. Ding, et al., "Carbon Nanotube Based Ultra-low Voltage Integrated Circuits: Scaling Down to 0.4V," Applied Physics Letter, Vol. 100, pp. 263116, 2012.