-
2
-
-
0021415472
-
Worst-case analysis of set union algorithms
-
R. Tarjan and J. van Leeuwen, "Worst-case analysis of set union algorithms," J. ACM, vol. Vol. 31 No. 2, pp. 245-281, 1984.
-
(1984)
J. ACM
, vol.31
, Issue.2
, pp. 245-281
-
-
Tarjan, R.1
Van Leeuwen, J.2
-
3
-
-
0040713319
-
Set merging algorithms
-
J. Hopcroft and J. Ullman, "Set merging algorithms," SIAM Journal on Computing, vol. 2, no. 4, pp. 294-303, 1973.
-
(1973)
SIAM Journal on Computing
, vol.2
, Issue.4
, pp. 294-303
-
-
Hopcroft, J.1
Ullman, J.2
-
4
-
-
63049133638
-
Optimised single pass connected components analysis
-
Dec. 2008
-
N. Ma, D. Bailey, and C. Johnston, "Optimised single pass connected components analysis," in International Conference on Field Programmable Technology. FPT 2008., Dec. 2008, pp. 185-192.
-
(2008)
International Conference on Field Programmable Technology. FPT
, pp. 185-192
-
-
Ma, N.1
Bailey, D.2
Johnston, C.3
-
5
-
-
77957941427
-
Development of a FPGA based real-Time blob analysis circuit
-
Sept.
-
J. Trein, A. T. Schwarzbacher, B. Hoppe, K. Noffz, and T. Trenschel, "Development of a FPGA based real-Time blob analysis circuit," in Irish Signals and Systems Conference, Sept. 2007, pp. 121-126.
-
(2007)
Irish Signals and Systems Conference
, pp. 121-126
-
-
Trein, J.1
Schwarzbacher, A.T.2
Hoppe, B.3
Noffz, K.4
Trenschel, T.5
-
6
-
-
84887090720
-
Real-Time single-pass connected components analysis algorithm
-
2013
-
F. Zhao, H. zhang Lu, and Z. yong Zhang, "Real-Time single-pass connected components analysis algorithm," EURASIP J. Image and Video Processing, vol. 2013, p. 21, 2013.
-
(2013)
Eurasip J. Image and Video Processing
, vol.21
-
-
Zhao, F.1
Zhang Lu, H.2
Yong Zhang, Z.3
-
7
-
-
78651075320
-
A scalable parallel hardware architecture for connected component labeling
-
Sept.
-
C.-Y. Lin, S.-Y. Li, and T.-H. Tsai, "A scalable parallel hardware architecture for connected component labeling," in 17th IEEE International Conference on Image Processing, Sept. 2010, pp. 3753-3756.
-
(2010)
17th IEEE International Conference on Image Processing
, pp. 3753-3756
-
-
Lin, C.-Y.1
Li, S.-Y.2
Tsai, T.-H.3
-
8
-
-
84856609182
-
A scalable bandwidth-Aware architecture for connected component labeling
-
V. S. Kumar, K. Irick, A. A. Maashri, and V. Narayanan, "A scalable bandwidth-Aware architecture for connected component labeling," in VLSI 2010 Annual Symposium, ser. Lecture Notes in Electrical Engineering, 2011, vol. 105, pp. 133-149.
-
(2011)
VLSI 2010 Annual Symposium, ser Lecture Notes in Electrical Engineering
, vol.105
, pp. 133-149
-
-
Kumar, V.S.1
Irick, K.2
Maashri, A.A.3
Narayanan, V.4
-
9
-
-
84874038322
-
A memory-efficient parallel single pass architecture for connected component labeling of streamed images 2012
-
FPT, Dec.
-
M. Klaiber, L. Rockstroh, Z. Wang, Y. Baroud, and S. Simon, "A memory-efficient parallel single pass architecture for connected component labeling of streamed images," in 2012 International Conference on Field-Programmable Technology. FPT, Dec. 2012, pp. 159-165.
-
(2012)
International Conference on Field-Programmable Technology
, pp. 159-165
-
-
Klaiber, M.1
Rockstroh, L.2
Wang, Z.3
Baroud, Y.4
Simon, S.5
-
10
-
-
20544465452
-
Top-down analysis of path compression
-
Mar
-
R. Seidel and M. Sharir, "Top-down analysis of path compression," SIAM J. Comput., vol. 34, no. 3, pp. 515-525, Mar. 2005.
-
(2005)
SIAM J. Comput.
, vol.34
, Issue.3
, pp. 515-525
-
-
Seidel, R.1
Sharir, M.2
|