메뉴 건너뛰기




Volumn , Issue , 2013, Pages 302-305

A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

Author keywords

[No Author keywords available]

Indexed keywords


EID: 84894178568     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2013.6718372     Document Type: Conference Paper
Times cited : (25)

References (10)
  • 2
    • 0021415472 scopus 로고
    • Worst-case analysis of set union algorithms
    • R. Tarjan and J. van Leeuwen, "Worst-case analysis of set union algorithms," J. ACM, vol. Vol. 31 No. 2, pp. 245-281, 1984.
    • (1984) J. ACM , vol.31 , Issue.2 , pp. 245-281
    • Tarjan, R.1    Van Leeuwen, J.2
  • 10
    • 20544465452 scopus 로고    scopus 로고
    • Top-down analysis of path compression
    • Mar
    • R. Seidel and M. Sharir, "Top-down analysis of path compression," SIAM J. Comput., vol. 34, no. 3, pp. 515-525, Mar. 2005.
    • (2005) SIAM J. Comput. , vol.34 , Issue.3 , pp. 515-525
    • Seidel, R.1    Sharir, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.