A new algorithm for energy-driven data compression in VLIW embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 24-29

  Macii, Alberto ^a   Macii, Enrico ^a   Crudo, Fabrizio ^b   Zafalon, Roberto ^b  

^a POLITECNICO DI TORINO   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DIFFERENTIAL TECHNIQUE; ENERGY MINIMIZATION; EXPERIMENTAL STRATEGY; MAIN-MEMORY ACCESS; PROCESSOR ARCHITECTURES; REAL TIME CONSTRAINTS; RISC PROCESSORS; VLIW EMBEDDED PROCESSORS;

ALGORITHMS; CACHE MEMORY; DATA COMPRESSION; EXHIBITIONS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

PIPELINE PROCESSING SYSTEMS;

EID: 84893790045     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253582     Document Type: Conference Paper

References (16)

1. J. Fisher, P. Faraboschi, G. Brown, G. Desoli and F. Homewood, Lx: A technology platform for customizable vliw embedded processing, in Proceedings of the International Symposium on Computer Architecture, June 2000, pp. 203-213
2. S. Bunton, G. Borriello, Practical Dictionary Management for Hardware Data Compression, Comm. of the ACM, Vol. 35, No. 1, pp. 95-104, 1992
3. J. Ziv, A. Lempel, A Universal Algorithm for Sequential Data Compression, IEEE Trans. on Information Theory, Vol. 23, No.3, pp. 337-343, 1977
4. Moving Picture Experts Group, MPEG-2 Generic coding of moving pictures and associated audio information, standard document ISO/IEC 13818
5. ARM Ltd., An introduction to Thumb, Mar. 1995
6. B. Abali, et al., Performance of Hardware Compressed Main Memory, HP Journal, pp. 73-81, 2001
7. Y. Yoshida, B-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa, An Object Code Compression Approach to Embedded Processors, ISLPED-97, pp. 265-268, 1997
8. L. Benini, A. Macii, A. Nannarelli, Cached-Code Compression for Energy Minimization in Embedded Processors, ISLPED-01, pp. 322-327, 2001
9. L. Benini, A. Macii, E. Macii, M. Poncino, Selective Instruction Compression for Memory Energy Reduction in Embedded Systems, ISLPED-99, pp. 206-211, 1999
10. C. Lefurgy, P. Bird, I. Chen , T. Mudge, Improving Code Density Using Compression Techniques, Microarchitecture, 1997. Proceedings, pp. 194-203, 1997
11. L. Benini, D. Bruni, A. Macii, E. Macii, Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors, DATE-02, pp. 449-453, March 2002
12. H. Lekatsas, H. Wolf , SAMC: A Code Compression Algorithm for Embedded Processors, Trans. On CAD 1999, pp. 1689-1701, Vol. 18, No. 12, Dec. 1999
13. D. Burger, T. Austin The SimpleScalar ToolSet, Version 2.0, Tech. Rep. UCB/ERL No. 1342, Univ. of Wisconsin-Madison, Dept. of CS, 1997
14. IBM, Codepack PowerPC Code Compression Utility, User?s Manual Version 4.1
15. C. Lee, M. Potkonjak, W. H. Mangione Smith, MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems, 30th Annual IEEE/ACM International Symposium on Microarchitecture, 1997
16. J. Davis II, et al., Overview of the Ptolemy Project, Tech. Rep. UCB/ERL No. M99/37, Univ. of California, Dept. of EECS, 1999