Using formal techniques to debug the AMBA system-on-chip bus protocol

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 828-833

  Roychoudhury, Abhik ^a   Mitra, Tulika ^a   Karri, S R ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ADVANCED MICRO-CONTROLLER BUS ARCHITECTURE; FORMAL SPECIFICATION; FORMAL TECHNIQUES; FORMAL VERIFICATIONS; INFORMAL REASONING; INTELLECTUAL PROPERTY CORES; STATE SPACE EXPLORATION; SYSTEM ON CHIP DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ARM PROCESSORS; BUSES; DATA TRANSFER; DESIGN; EXHIBITIONS; MODEL CHECKING; PROGRAMMABLE LOGIC CONTROLLERS; SPACE RESEARCH;

INTERNET PROTOCOLS;

EID: 84893778914     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253709     Document Type: Conference Paper

References (12)

1. F. Aloul and K. Sakallah. Efficient verification of the PCI local bus using boolean satisfiability. In International Workshop on Logic Synthesis (IWLS), 2000
2. R. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(9), 1986
3. Cadence Berkeley Laboratories, Free download from http://www-cad.eecs. berkeley.edu/ kenmcmil/smv/, California, USA. The SMV Model Checker, 1999
4. P. Chauhan, E. Clarke, Y. Lu, and D. Wang. Verifying IPcore based system-on-chip designs. In IEEE ASIC SOC Conference, 1999
5. E. Clarke, E. Emerson, and A. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Prog. Lang. Syst., 8(2), 1986
6. E. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT Press, 1999
7. IBM. White Paper on CoreConnect Bus Architecture, 1999
8. A. Mokkedem, R. Hosabettu, M. Jones, and G. Gopalakrishnan. Formalization and analysis of a solution to the PCI 2.1 bus transaction ordering problem. Formal Methods in System Design, 16, 2000
9. M. Oliveira and A. Hu. High-level specification and automatic generation of IP interface monitors. In ACM/IEEE Design Automation Conference, 2002
10. R. Passerone, J. Rowson, and A. Sangiovanni-Vincentelli. Automatic synthesis of interfaces between incompatible protocols. In IEEE Design Automation Conference (DAC), 1998
11. K. Shimuzu, D. Dill, and C.-T. Chou. A specification methodology by a collection of compact properties as applied to the Intel Itanium processor bus protocol. In Correct Hardware Design and Verification Methods (CHARME), LNCS 2144, 2001
12. K. Shimuzu, D. Dill, and A. Hu. Monitor-based formal specification of PCI. In International Conference on Formal Methods in Computer-Aided Design (FMCAD), 2000