Fast evaluation of protocol processor architectures for IPv6 routing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 158-163

  Lilius, Johan ^a   Truscan, Dragos ^a   Virtanen, Seppo ^a  

^a TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN CASE STUDIES; DESIGN CONSTRAINTS; GIGABIT SPEED; PERFORMANCE REQUIREMENTS; PROTOCOL PROCESSOR ARCHITECTURE; SYSTEM LEVEL SIMULATION; TARGET APPLICATION;

COMPUTER ARCHITECTURE; DESIGN; EXHIBITIONS; NETWORK ARCHITECTURE;

INTERNET PROTOCOLS;

EID: 84893756236     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253822     Document Type: Conference Paper

References (15)

1. M. Attia and I. Verbauwhede. Programmable Gigabit Ethernet packet processor design methodology. In Proceedings of the European Conference on Circuit Theory and Design (ECCTD?01), pages III:177-180, Espoo, Finland, August 2001
2. H. Corporaal. Microprocessor Architectures-from VLIW to TTA. John Wiley and Sons Ltd., Chichester, West Sussex, England, 1998
3. S. Deering and R. Hinden. Internet protocol, version 6 (IPv6) specification. RFC 2460, 1998
4. S. Kechav and R. Sharma. Issues and trends in router design. IEEE Communication Magazine, pages 144-151, May 1988
5. B. Kienhuis, E. F. Deprettere, P. Van Der Wolf, and K. Vissers. A Methodology to Design Programmable Embedded Systems, volume 2268 of LNCS, pages 18-37. Springer-Verlag, 2001
6. J. Lilius and D. Truscan. UML-driven TTA-based protocol processor design. In Proceedings of Forum for Design Languages ?02 (FDL?02), Marseille, France, 2002
7. M. A. Miller. Implementing IPv6. MeT Books, 2000
8. T. Nurmi, S. Virtanen, J. Isoaho, and H. Tenhunen. Physical modeling and system level performance characterization of a protocol processor architecture. In Proceedings of the 18th IEEE NORCHIP Conference, pages 294-301, Turku, Finland, November 2000
9. D. Tabak and G. J. Lipovski. MOVE architecture in digital controllers. IEEE Transactions on Computers, 29(2):180-190, February 1980
10. S. Vernalde, P. Schaumont, and I. Bolsens. An Object Oriented Programming Approach for Hardware Design. In IEEE Computer Society Workshop on VLSI?99, Orlando, USA, 1999
11. S. Virtanen and J. Lilius. The TACO protocol processor simulation environment. In Proceedings of the 9th International Symposium on Hardware/Software Codesign, 2001
12. S. Virtanen, J. Lilius, T. Nurmi, and T. Westerlund. TACO: Rapid design space exploration for protocol processors. In the Ninth IEEE/DATC Electronic Design Processes Workshop Notes, Monterey, CA, USA, April 2002
13. S. Virtanen, J. Lilius, and T. Westerlund. A processor architecture for the TACO protocol processor development framework. In Proceedings of the 18th IEEE NORCHIP Conference, pages 204-211, Turku, Finland, November 2000
14. S. Virtanen, T. Lundström, and J. Lilius. A processor design tool for the TACO framework. In Proceedings of 2002 IEEE Norchip Conference, November 2002
15. S. Virtanen, D. Truscan, and J. Lilius. SystemC based object oriented system design. In Proceedings of the Fourth International Forum on Design Languages (FDL?01), 2001