A 1-V, 10-MHz clock-rate, 13-bit CMOS ΔΣ modulator using unity-gain-reset opamps

European Solid-State Circuits Conference

Volumn , Issue , 2001, Pages 534-537

  Keskin, M ^a   Moon, Un Ku ^a   Temes, G C ^a  

^a Oregon State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSS; DYNAMIC RANGE; FEEDBACK STRUCTURE; HIGH RATE; LOW-VOLTAGE; SIGNAL BANDWIDTH; SIGNAL TO NOISE; TEST CHIPS;

CLOCKS; CMOS INTEGRATED CIRCUITS;

MODULATORS;

EID: 84893685882     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Edgar Śanchez-Sinencio and Andreas G. Andreou, Low-Voltage/Low-Power Integrated Circuits and Systems, IEEE Press, NJ 1999
2. M. Steyaert, V. Peluso, J. Bastos, W. Sansen, "Custom analog low power design: The problem of low voltage and mismatch," IEEE Custom Integrated Circuits Conference, 1997, pp. 285-292.
3. J. Grilo, E. MacRobbie, R. Halim, Gabor C. Temes, "1.8 V, 94 dB dynamic range Ïk modulator for voice applications," Proc. ISSCC, Feb. 1996, pp. 230-231.
4. "The national technology roadmap for semiconductors," Semiconductor Industry Assoc., Tech. Rep., 1997
5. T. Atachi, A. Ishinawa, A. Barlow, and K. Taksuka, "A 1.4 V switched capacitor filter," Proc. CICC, May 1990, pp.8.2.1-8.2.4
6. V. Peluso, M. Steyaert, and W. Sansen, "A 1.5 V 100 Ñ W ÏÃ modulator with 12-bit dynamic range using the switched-opamp technique," IEEE J. Solid-State Circuits, vol. 32, pp. 943-952, July 1997.
7. V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, "A 900mWlow-power A/D with 77 dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, pp. 1887-1896, Dec. 1998.
8. E. Bidari, M. Keskin, F. Maloberti, U. Moon, J. Steensgard, and G. C. Temes, "Low-voltage switched-capacitor circuits," Proc. IEEE Int. Symp. Circuits Syst., Florida, May 1999, vol. II, pp. 49-52.
9. L. Wu, M. Keskin, U. Moon, and G. C. Temes, "Efficient common-mode feedback circuits for pseudo-differential switched-capacitor stages," Proc. IEEE Int. Symp. Circuits Syst., Geneva, May 2000, vol. V, pp. 445-448.
10. A. Baschirotto, R. Castello and G. P. Montagna, "Active series switch for switch-opamp circuits," Electron. Lett., vol. 34, pp. 1365-1366, July 1998.
11. M. Ishikawa and T. Tsukahara, "An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H," IEEE J. of Solid-State Circuits, vol. 23, pp. 1309-1315, Dec. 1988.
12. A. Baschirotto, "A 40 MHz CMOS sample & hold operating at 1.2 V," ESSCIRC, 1998