Bottleneck analysis of a gigabit network interface card: Formal verification approach

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2318 LNCS, Issue , 2002, Pages 170-186

  Jin, Hyun Wook ^a   Bang, Ki Seok ^a   Yoo, Chuck ^a   Choi, Jin Young ^a   Cha, Ho Jung ^b  

^a Korea University   (South Korea)

^b Yonsei University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

FIRMWARE; MODEL CHECKING; COMPLEX NETWORKS; FORMAL VERIFICATION;

BOTTLENECK ANALYSIS; GIGABIT NETWORK; HARDWARE COMPONENTS; MYRINET; NETWORK INTERFACE CARDS; STATE TRANSITIONS;

FORMAL VERIFICATION; INTERFACES (COMPUTER);

EID: 84893630480     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46017-9_13     Document Type: Conference Paper

References (13)

1. D. Anderson, J. Chase, S. Gadde, A. Gallatin, K. Yocum, and M. Feeley, "Cheating the I/O Bottleneck: Network Storage with Trapeze/Myrinet," Proceedings of the 1998 USENIX Technical Conference, June 1998.
2. T. E. Anderson, D. E. Culler, D. A. Patterson, and the NOW Team, "A Case for Networks of Workstations: NOW," IEEE Micro, February 1995.
3. N. J. Boden, D. Cohen, R. E. Felderman, A. E. Kulawik, C. L. Seitz, J. N. Seizovic, and W.-K. Su, "Myrinet - A Gigabit-per-Second Local-Area Network," IEEE-Micro, Vol. 15, No. 1, pp. 29-36, February 1995.
4. P. Buonadonna, A. Geweke, and D. Culler, "An Implementation and Analysis of the Virtual Interface Architecture," Proceedings of SC'98, November 1998.
5. D. Dunning, G. Regnier, G. McAlpine, D. Cameron, B. Shubert, A. M. Berry, E. Gronke, and C. Dodd, "The Virtual Interface Architecture," IEEE Micro, Vol. 8, pp. 66-76, March-April 1998.
6. T. V. Eicken, A. Basu, V. Buch, and W. Vogels, "U-Net: A User-Level Network Interface for Parallel and Distributed Computing," Proceedings of 15th ACM SOSP, pp. 40-53, December 1995.
7. G. J. Holzmann, Design and Validation of Computer Protocols, Prentice Hall, 1991.
8. G. J. Holzmann, "The Model Checker SPIN," IEEE Transactions on Software Engineering, May 1997.
9. Z. Manna, A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems, Springer-Verlag, 1992.
10. Myricom Inc., LANai 4, http://www.myri.com, February 1999.
11. Myricom Inc., Myrinet User's Guide, http://www.myri.com, 1996.
12. L. Prylli and B. Tourancheau, "BIP: a new protocol designed for high performance networking on myrinet," Proceedings of IPPS/SPDP98, 1998.
13. C. Yoo, H.-W. Jin, and S.-C. Kwon, "Asynchronous UDP," IEICE Transactions on Communications, Vol.E84-B, No.12, December 2001.