Iterative improvement based multi-way netlist partitioning for FPGAs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 587-594

  Krupnova, Helena ^a   Saucier, Gabriele ^a  

^a GRENOBLE INSTITUTE OF TECHNOLOGY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC PARAMETERS; ITERATIVE IMPROVEMENT PARTITIONING; ITERATIVE IMPROVEMENTS; NETLIST; PARTITIONING METHODS; SIZE CONSTRAINT; SOLUTION SPACE EXPLORATION;

ALGORITHMS; EXHIBITIONS; SPACE RESEARCH;

ITERATIVE METHODS;

EID: 84893621368     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761187     Document Type: Conference Paper

References (17)

1. D. Brasen, J.P. Hiol, G. Saucier, "Partitioning with cone structures", Proc. IEEE/ACM Int. Conf. on CAD. (1993): 236-239.
2. W. L. Buntine, L. S. Su, A. R. Newton, A. Mayer, "Adaptive Methods for Netlist Partitioning", Proc. IEEE/ACM Int. Conf. on CAD. (1997): 356-363.
3. N. C. Chou, L. T. Liu, C. K. Cheng, W. J. Dai, and R. Lindelof, "Circuit partitioning for huge logic emulation systems", Proc. 31st Design Automation Conf. (1994): 244-249.
4. C. M. Fiduccia, R. M. Mattheyses, "A linear-time heuristics for improving network partitions", Proc. 19-th Design Automation Conf. (1982): 175-181.
5. L. W. Hagen, D. J.-H. Huang, A. B. Kahng, "On Implementation Choices for Iterative Improvement Partitioning Algorithms", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 16/10 (1997): 1199-1205.
6. D. J.-H. Huang, A. B. Kahng, "Multi-way system partitioning into a single type or multiple types of FPGA's", Proc. FPGA'95 (1995): 140-145.
7. S. Hauck, G. Borriello, "An Evaluation of Bipartitioning Techniques", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 16/8 (1997): 849-866.
8. B. Krishnamurthy, "An improved mincut algorithm for partitioning VLSI networks", IEEE Trans. Comput. C33/5 (1984): 438-446.
9. R. Kuznar, F. Brglez, K. Kozminski, "Cost minimization of partitions into multiple devices" Proc. 30-th Design Automation Conference (1993): 315-320.
10. R. Kuznar, F. Brglez, B. Zajc, "Multi-way netlist partitioning into heterogeneous FPGAs and minimization of total device cost and interconnect" Proc. 31-st Design Automation Conference (1994): 238-243.
11. R. Kuznar, F. Brglez, B. Zajc, "A Unified cost model for min-cut partitioning with replication applied to optimization of large heterogeneous FPGA partitions" Proc. EURO-DAC (1994): 271-276.
12. R. Kuznar, F. Brglez, "PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists" Proc. IEEE/ACM Int. Conf. on CAD. (1995): 644-649.
13. R. Kuznar, Latest Partitioning Results and Directories http://www.cbl.ncsu.edu/kuznar/ .
14. L. A. Sanchis, "Multiple-Way network partitioning", IEEE Trans. Comput. 38/1 (1989): 62-81.
15. Y.-C. Wei, C.-K. Cheng, "Ratio Cut Partitioning for Hierarchical Designs", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 10/7 (1991): 911-921.
16. H. Liu, D. F. Wong, "Network-Flow-Based Multiway Partitioning with Area and Pin Constraints", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 17/1 (1998): 50-59.
17. C.-W. Yeh, C.-K. Cheng, T.-T. Y. Lin, "Optimization by Iterative Improvement: An Experimental Evaluation on Two-Way Partitioning", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 14/2 (1995): 145-153.