Morphological learning: Increased memory capacity of neuromorphic systems with binary synapses exploiting AER based reconfiguration

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2013, Pages

  Hussain, Shaista ^a   Gopalakrishnan, Roshan ^a   Basu, Arindam ^a   Liu, Shih Chii ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT REPRESENTATION; DEGREE OF FREEDOM; DENDRITIC BRANCHES; HARDWARE-FRIENDLY ALGORITHMS; INPUT-OUTPUT MAPPING; NEUROMORPHIC SYSTEMS; OPTIMAL MORPHOLOGY; SPIKING NEURAL NETWORKS;

IMAGE CODING; MORPHOLOGY; NEURONS;

NEURAL NETWORKS;

EID: 84893611590     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2013.6706928     Document Type: Conference Paper

References (13)

1. E. M. Izhikevich and G. M. Edelman, Large-scale models of mammalian thalamocortical systems, PNAS, vol. 105, pp. 3593-8, 2008.
2. J. Arthur and K. Boahen, Synchrony in silicon: The gamma rhythm, IEEE Transactions on Neural Networks, vol. 18, no. 6, pp. 1815-1825, Nov 2007.
3. D. Bruderle et. al., A comprehensive workflow for general-purpose neural modeling with highly configurable neuromorphic hardware systems, Biological Cybernetics, vol. 104, pp. 263-96, 2011.
4. S. Brink, S. Nease, and P. Hasler et. al., A learning-enabled neuron array IC based upon transistor channel models of biological phenomenon, IEEE Transactions on Biomedical Circuits and Systems- Accepted, 2012.
5. S. Mitra, S. Fusi, and G. Indiveri, Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI, IEEE Transactions on Biomedical Engineering, vol. 3, no. 1, pp. 32-42, Feb 2009.
6. K. Boahen, Point-to-point connectivity between neuromorphic chips using address events, IEEE Transactions on Circuits and Systems II, vol. 47, no. 5, pp. 416-34, May 2000.
7. P. Hasler, S. Koziol, E. Farquhar, and A. Basu, Transistor channel dendrites implementing HMM classifiers, in Proceedings of the International Symposium on Circuits and Systems, May 2007, pp. 3359- 62.
8. Y. Wang and S.-C. Liu, Multilayer processing of spatiotemporal spike patterns in a neuron with active dendrites, Neural Computation, vol. 22, no. 8, pp. 2086-2112, Aug. 2010.
9. D. P. Northmore and J. G. Elias, Spike train processing by a silicon neuromorph: The role of sublinear summation in dendrites, Neural Computation, vol. 8, no. 6, pp. 1245-65, Aug 1996.
10. P. Poirazi and B. Mel, Impact of active dendrites and structural plasticity on the memory capacity of neural tissue, Neuron, vol. 29, pp. 779-96, Mar 2001.
11. J. Lazzaro, S. Ryckebusch, M. Mahowald, and C. Mead, Winnertake- All networks of O(N) complexity, in Proceedings of the Neural Information Processing Systems. 1988, pp. 703-11, The MIT Press.
12. A. Polsky, B. Mel, and J. Schiller, Computational subunits in thin dendrites of pyramidal cells, Nature Neuroscience, vol. 7, no. 6, pp. 621-627, 2004.
13. S.-C. Liu and M. Oster, Feature competition in a spike-based winnertake- All VLSI network, in Proceedings of the International Symposium on Circuits and Systems, May 2006, pp. 3634-37.