Order reduction of wideband digital predistorters using principal component analysis

IEEE MTT-S International Microwave Symposium Digest

Volumn , Issue , 2013, Pages

  Gilabert, Pere L ^a   Montoro, Gabriel ^a   López, David ^b   Bartzoudis, Nikolaos ^b   Bertran, Eduard ^a   Payaró, Miquel ^b   Hourtane, Alain ^c  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b CENTRE TECNOLÒGIC DE TELECOMUNICACIONS DE CATALUNYA CTTC   (Spain)

^c Aviat Networks   (United States)

Author keywords

Digital predistortion; Memory effects; Order reduction; Principal component analysis

Indexed keywords

COMPUTATIONAL COSTS; DIGITAL PREDISTORTION; MEMORY EFFECTS; NONLINEAR BEHAVIOR; OPTIMAL COEFFICIENT; ORDER REDUCTION; WIDEBAND SIGNALS; WIRELESS BACKHAULING;

PRINCIPAL COMPONENT ANALYSIS;

EID: 84893275323     PISSN: 0149645X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSYM.2013.6697687     Document Type: Conference Paper

References (7)

1. Ali Soltani Tehrani. "Behavioral modeling of wireless transmitters for distortion mitigation" PhD Thesis. Chalmers University of Technology, Gothenburg, Sweden, Nov. 2012.
2. L. Guan and A. Zhu, "Optimized Low-Complexity Implementation of Least Squares Based Model Extraction for Digital Predistortion of RF Power Amplifiers," IEEE Trans. on Microwave Theory and Tech., vol 60, pp. 594-603, March 2012.
3. R. N. Braithwaite, "General principles and design overview of digital predistortion," chapter in Digital Processing for Front End in Wireless Communication and Broadcasting, F. Luo (Ed.), Cambridge Univ. Press, 2011, pp. 143-191.
4. R. Neil Braithwaite, "Wide Bandwidth Adaptive Digital Predistortion of Power Amplifiers Using Reduced Order Memory Correction," IEEE MTT-S Int. Microwave Symp. Dig., June 2008.
5. P. L. Gilabert, A. Cesari, G. Montoro, E. Bertran and J. M. Dilhac "Multi Look-Up Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects," IEEE Trans. on Microw. Theory and Tech., vol. 56, pp. 372-384, Feb. 2008.
6. P. L. Gilabert, G. Montoro and E. Bertran,"FPGA Implementation of a Real-Time NARMA-based Digital Adaptive Predistorter", IEEE Trans. on Circuits and Systems II, vol. 57, 402-406, July 2011.
7. I.T. Jolliffe, "Principal Component Analysis," Springer-Verlag, 2002.