A generalized software framework for accurate and efficient management of performance goals

2013 Proceedings of the International Conference on Embedded Software, EMSOFT 2013

Volumn , Issue , 2013, Pages

  Hoffmann, Henry ^a   Maggio, Martina ^b   Santambrogio, Marco D ^c   Leva, Alberto ^c   Agarwal, Anant ^d  

^a UNIVERSITY OF CHICAGO   (United States)

^b LUND UNIVERSITY   (Sweden)

^c POLITECNICO DI MILANO   (Italy)

^d MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Adaptive systems; Power aware computing; Self aware computing

Indexed keywords

ADAPTIVE SYSTEMS; COMPUTER OPERATING SYSTEMS; COMPUTER PROGRAMMING; ELECTRIC POWER UTILIZATION; EMBEDDED SOFTWARE; POWER MANAGEMENT;

EFFICIENT MANAGEMENTS; MANAGEMENT SYSTEMS; NEW COMPONENTS; PERFORMANCE MANAGEMENT; PERFORMANCE TRADE-OFF; RUN-TIME PERFORMANCE; SELF-AWARE; SOFTWARE FRAMEWORKS;

BENCHMARKING;

EID: 84892654929     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMSOFT.2013.6658597     Document Type: Conference Paper

References (47)

1. Wattsup.net meter. http://www.wattsupmeters.com/.
2. R. Balasubramonian et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In MICRO, 2000.
3. C. Bienia et al. The PARSEC benchmark suite: Characterization and architectural implications. In PACT, Oct 2008.
4. R. Bitirgen et al. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In MICRO, 2008.
5. J. Chen and L. K. John. Predictive coordination of multiple on-chip resources for chip multiprocessors. In ICS, 2011.
6. R. Cochran et al. Pack & cap: adaptive dvfs and thread packing under power caps. In MICRO, 2011.
7. B. Diniz et al. Limiting the power consumption of main memory. In ISCA, 2007.
8. C. Dubach et al. A predictive model for dynamic microarchitectural adaptivity control. In MICRO, 2010.
9. H. Esmaeilzadeh et al. Dark silicon and the end of multicore scaling. In ISCA, 2011.
10. W. Felter et al. A performance-conserving approach for reducing peak power consumption in server systems. In ICS, 2005.
11. A. Gandhi et al. Power capping via forced idleness. In Workshop on Energy-Efficient Design, 2009.
12. J. L. Hellerstein et al. Feedback Control of Computing Systems. John Wiley & Sons, 2004.
13. U. Hoelzle and L. A. Barroso. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan and Claypool Publishers, 1st edition, 2009.
14. H. Hoffmann et al. Application heartbeats: a generic interface for specifying program performance and goals in autonomous computing environments. In ICAC, 2010.
15. H. Hoffmann et al. Dynamic knobs for responsive power-aware computing. In ASPLOS, 2011.
16. H. Hoffmann et al. SEEC: A General and Extensible Framework for Self-Aware Computing. Technical Report MIT-CSAIL-TR-2011-046, MIT, November 2011.
17. H. Hoffmann et al. Self-aware computing in the angstrom processor. In DAC, 2012.
18. H. Hoffmann et al. A Generalized Software Framework for Accurate and Efficient Management of Performance Goals. Technical Report TR-2013-05, University of Chicago, August 2013.
19. T. Horvath et al. Dynamic voltage scaling in multitier web servers with end-to-end delay control. Computers, IEEE Transactions on, 56(4):444-458, april 2007.
20. M. E. A. Ibrahim et al. A precise high-level power consumption model for embedded systems software. EURASIP J. Embedded Syst., 2011:1:1-1:14, Jan. 2011.
21. C. Isci et al. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In MICRO, 2006.
22. A. B. Kahng et al. Orion 2.0: a fast and accurate noc power and area model for early-stage design space exploration. In DATE, 2009.
23. C. Lefurgy et al. Power capping: a prelude to power shifting. Cluster Computing, 11(2):183-195, 2008.
24. S. Li et al. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, 2009.
25. X. Li et al. Performance directed energy management for main memory and disks. Trans. Storage, 1(3):346-380, Aug. 2005.
26. X. Li et al. Cross-component energy management: Joint adaptation of processor and memory. ACM Trans. Archit. Code Optim., 4(3), Sept. 2007.
27. M. Maggio et al. Controlling software applications via resource allocation within the heartbeats framework. In CDC, 2010.
28. M. Maggio et al. Power optimization in embedded systems via feedback control of resource allocation. IEEE Transactions on Control Systems Technology, 21(1):239-246, 2013.
29. J. D. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE TCCA Newsletter, pages 19-25, Dec. 1995.
30. D. Meisner et al. Power management of online data-intensive services. ISCA, 2011.
31. J. E. Miller et al. Graphite: A distributed parallel simulator for multicores. In HPCA, 2010.
32. R. Raghavendra et al. No "power" struggles: coordinated multi-level power management for the data center. In ASPLOS, 2008.
33. K. K. Rangan et al. Thread motion: fine-grained power management for multi-core systems. In ISCA, 2009.
34. S. Reda et al. Adaptive power capping for servers with multithreaded workloads. IEEE Micro, 32(5):64-75, 2012.
35. E. Rotem et al. Power management architecture of the 2nd generation Intel Core microarchitecture, formerly codenamed Sandy Bridge. In Hot Chips, Aug. 2011.
36. A. Sharifi, S. Srikantaiah, A. K. Mishra, M. Kandemir, and C. R. Das. Mete: meeting end-to-end qos in multicores through system-wide resource management. In SIGMETRICS, 2011.
37. S. Thoziyoor et al. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. In ISCA, 2008.
38. G. Venkatesh et al. Conservation cores: reducing the energy of mature computations. In ASPLOS, 2010.
39. A. Verma et al. Server workload analysis for power minimization using consolidation. In USENIX Annual technical conference, 2009.
40. X. Wang et al. MIMO power control for high-density servers in an enclosure. IEEE Transactions on Parallel and Distributed Systems, 21(10):1412-1426, 2010.
41. G. Welch and G. Bishop. An introduction to the kalman filter. Technical Report TR 95-041, UNC Chapel Hill, Department of Computer Science.
42. J. A. Winter et al. Scalable thread scheduling and global power management for heterogeneous many-core architectures. In PACT, 2010.
43. S. C. Woo et al. The splash-2 programs: characterization and methodological considerations. SIGARCH Comput. Archit. News, 23:24-36, May 1995.
44. Q. Wu et al. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. In ASPLOS, 2004.
45. R. Zhang et al. Controlware: A middleware architecture for feedback control of software performance. In ICDCS, 2002.
46. X. Zhang et al. A flexible framework for throttling-enabled multicore management (temm). In ICPP, 2012.
47. H. Zheng et al. Mini-rank: Adaptive dram architecture for improving memory power efficiency. In MICRO, 2008.