Energy-aware thread co-location in heterogeneous multicore processors

2013 Proceedings of the International Conference on Embedded Software, EMSOFT 2013

Volumn , Issue , 2013, Pages

  Nishtala, Rajiv ^a   Mossé, Daniel ^a   Petrucci, Vinicius ^b  

^a UNIVERSITY OF PITTSBURGH   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Energy efficiency; Heterogeneous multicore; Multicore systems; Shared resource contention; Thread co location

Indexed keywords

CACHE MEMORY; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY CONSERVATION; POWER MANAGEMENT;

CO-LOCATIONS; ENERGY-SAVING BENEFITS; HETEROGENEOUS MULTICORE; HETEROGENEOUS MULTICORE PROCESSORS; HETEROGENEOUS PROCESSORS; MULTI-CORE SYSTEMS; POWER CHARACTERISTIC; SHARED RESOURCE CONTENTIONS;

ENERGY EFFICIENCY;

EID: 84892639826     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMSOFT.2013.6658599     Document Type: Conference Paper

References (24)

1. Linux kernel tool perf. https:Ilperf.wiki.kernel.org/. Accessed: 21/2/2013.
2. M. Becchi and P. Crowley. Dynamic thread assignment on heterogeneous multiprocessor architectures. In Proceedings of the 3rd conference on Computing frontiers, CF '06, pages 29-40, New York, NY, USA, 2006. ACM.
3. S. Blagodurov and A. Fedorova. User-level scheduling on numa multicore systems under Iinux. In Linux Symposium, 2011.
4. S. Blagodurov, S. Zhuravlev, and A. Fedorova. Contention-aware scheduling on multicore systems. ACM Trans. Comput. Syst., 28(4):8:1-8:45, Dec. 2010.
5. S. Blagodurov, S. Zhuravlev, A. Fedorova, and A. Kamali. A case for numa-aware contention management on multicore systems. In Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pages 557-558, New York, NY, USA, 2010. ACM.
6. D. Brodowski. Cpu-freq governors. https:llwww.kernel.org/doc/ Documentation/cpu-freq/governors. txt, 2011. Online, Accessed 22-01-2013.
7. N. Chitlur, G. Srinivasa, S. Hahn, P. K. Gupta, D. Reddy, D. Koufaty, P. Brett, A. Prabhakaran, L. Zhao, N. Ijih, S. Subhaschandra, S. Grover, X. Jiang, and R. Iyer. Quickia: Exploring heterogeneous architectures on real prototypes. In Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, HPCA '12, pages 1-8, Washington, DC, USA, 2012. IEEE Computer Society.
8. A. Fedorova, J. C. Saez, D. Shelepov, and M. Prieto. Maximizing power efficiency with asymmetric multicore systems. Commun. ACM, 52(12):48-57, Dec. 2009.
9. P. Greenhalgh. Big.LITTLE Processing with ARM CortexTM-Al5 and Cortex-A7. White Paper, 2011.
10. R. Hood, H. Jin, P. Mehrotra, J. Chang, J. Djomehri, S. Gavali, D. Jespersen, K. Taylor, and R. Biswas. Performance impact of resource contention in multicore systems. In Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on, pages 1-12, 2010.
11. A. Kejariwal, A. Veidenbaum, A. Nicolau, X. Tian, M. Girkar, H. Saito, and U. Banerjee. Comparative architectural characterization of spec cpu2000 and cpu2006 benchmarks on the intel core 2 duo processor. In Embedded Computer Systems: Architectures, Modeling, and Simulation, 2008. SAMOS 2008. International Conference on, pages 132-141, july 2008.
12. T. M. Le. A study on linux kernel scheduler version 2.6.32. http://www.scribd.com/thangmle/d/24111564-Project-Linux-Scheduler-2-6-32, 2009. Accessed: 10/3/2013.
13. L. Lugini, V. Petrucci, and D. Mossé. Online thread assignment for heterogeneous multicore systems. In 41st International Conference on Parallel Processing Workshops (ICPPW), 2012.
14. J. Mars, L. Tang, R. Hundt, K. Skadron, and M. L. Soffa. Bubble-up: increasing utilization in modern warehouse scale computers via sensible co-locations. In MICR O, pages 248-259, 2011.
15. J. Mars, L. Tang, and M. L. Soffa. Directly characterizing cross core interference through contention synthesis. In Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC '11, pages 167-176, New York, NY, USA, 2011. ACM.
16. V. Petrucci, O. Loques, and D. Mossé. Lucky scheduling for energy-efficient heterogeneous multi-core systems. In Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems, HotPower'12, 2012.
17. V. Petrucci, O. Loques, D. Mosse, R. Melhem, N. Gazala, and S. Gobriel. Thread assignment optimization with real-time performance and memory bandwidth guarantees for energy-efficient heterogeneous multi-core systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2012 IEEE 18th, pages 263-272, april 2012.
18. K. K. Pusukuri, D. Vengerov, A. Fedorova, and V. Kalogeraki. Fact: a framework for adaptive contention-aware thread migrations. In Conf. Computing Frontiers, page 35, 2011.
19. S. Eranian. Perfmon2: a flexible performance monitoring interface for linux. in Proceedings of the Linux Symposium, pages 269-287, 2006.
20. D. C. Snowdon, E. Le Sueur, S. M. Petters, and G. Heiser. Koala: a platform for os-level power management. In Proceedings of the 4th ACM European conference on Computer systems, EuroSys '09, pages 289-302, New York, NY, USA, 2009. ACM.
21. L. Tang, J. Mars, and M. L. Soffa. Contentiousness vs. sensitivity: improving contention aware runtime systems on multicore architectures. In Proceedings of the 1st International Workshop on Adaptive Self-Tuning Computing Systems for the Exaflop Era, EXADAPT '11, pages 12-21, New York, NY, USA, 2011. ACM.
22. K. Van Craeynest, A. Jaleel, L. Eeckhout, P. Narvaez, and J. Emer. Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE). In Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA '12, pages 213-224, Washington, DC, USA, 2012. IEEE Computer Society.
23. W. Wang, T. Dey, J. Mars, L. Tang, J. W. Davidson, and M. L. Soffa. Performance analysis of thread mappings with a holistic view of the hardware resources. In ISPASS, pages 156-167, 2012.
24. Y. Wang, Y. Cui, P. Tao, H. Fan, Y. Chen, Y. Shi, and Y. Shi. Reducing shared cache contention by scheduling order adjustment on commodity multi-cores. In IPDPS Workshops, pages 984-992, 2011.