ILPc: A novel approach for scalable timing analysis of synchronous programs

2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2013

Volumn , Issue , 2013, Pages

  Wang, Jia Jie ^a   Roop, Partha S ^a   Andalam, Sidharta ^b  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b TUM CREATE   (Singapore)

Author keywords

Integer linear programming; Scability; Static timing analysis; Synchronous languages

Indexed keywords

EMBEDDED SYSTEMS; INTEGER PROGRAMMING; MODEL CHECKING; PROGRAM COMPILERS;

INTEGER LINEAR PROGRAMMING; ORDERS OF MAGNITUDE; SAFETY CRITICAL SYSTEMS; SCABILITY; STATE-SPACE EXPLOSION; STATIC TIMING ANALYSIS; SYNCHRONOUS LANGUAGES; WORST-CASE EXECUTION TIME;

INDUCTIVE LOGIC PROGRAMMING (ILP);

EID: 84892639459     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CASES.2013.6662526     Document Type: Conference Paper

References (19)

1. ILP solver lp solve 5.5. http://lpsolve.sourceforge.net.
2. P. A. Abdulla, J. Deneux, G. Stålmarck, H. Ågren, and O. Åkerlund. Designing Safe, Reliable Systems using Scade. In Leveraging Applications of Formal Methods (ISoLA), pages 115-129, 2004.
3. S. Andalam, P. S. Roop, and A. Girault. Predictable multithreading of embedded applications using PRETC. In Formal Methods and Models for Codesign, pages 159-168, 2010.
4. S. Andalam, P. S. Roop, and A. Girault. Pruning infeasible paths for tight WCRT analysis of synchronous programs. In Design, Automation Test in Europe Conference Exhibition (DATE), pages 1-6, 2011.
5. A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. Le Guernic, and R. De Simone. The synchronous languages 12 years later. Proceedings of the IEEE, 91(1):64-83, 2003.
6. G. Berry and G. Gonthier. The Esterel synchronous programming language: design, semantics and implementation. Science of Computer Programming, 19(2):87-152, 1992.
7. V. Bertin, E. Closse, M. Poize, J. Pulou, J. Sifakis, P. Venier, D. Weil, and S. Yovine. TAXYS=Esterel+Kronos. a tool for verifying real-time properties of embedded systems. In Decision and Control (CDC), volume 3, pages 2875-2880, 2001.
8. M. Boldt, C. Traulsen, and R. von Hanxleden. Worst Case Reaction Time Analysis of Concurrent Reactive Programs. Electronic Notes in Theoretical Computer Science, 203(4):65-79, 2008.
9. E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith. Counterexample- Guided Abstraction Refinement. In Computer Aided Verification, volume 1855, pages 154-169. Springer Berlin Heidelberg, 2000.
10. R. Heckmann and C. Ferdinand. Verifying safety-critical timing and memory-usage properties of embedded software by abstract interpretation. In Design, Automation and Test in Europe (DATE), volume 1, pages 618-619, 2005.
11. L. Ju, B. K. Huynh, S. Chakraborty, and A. Roychoudhury. Context-sensitive timing analysis of Esterel programs. In Design Automation Conference (DAC), pages 870-873, 2009.
12. L. Ju, B. K. Huynh, A. Roychoudhury, and S. Chakraborty. Performance debugging of Esterel speci-fications. In International Conference on Hardware Software Codesign and System Synthesis (CODES-ISSS), pages 173-178, 2008.
13. M. Kuo, R. Sinha, and P. S. Roop. Effcient WCRT analysis of synchronous programs using reachability. In Design Automation Conference (DAC), pages 480-485, 2011.
14. R. Mittermayr and J. Blieberger. Timing Analysis of Concurrent Programs. In 12th International Workshop on Worst-Case Execution Time Analysis, volume 23 of Open Access Series in Informatics (OASIcs), pages 59-68, 2012.
15. P. S. Roop, S. Andalam, R. von Hanxleden, S. Yuan, and C. Traulsen. Tight WCRT analysis of synchronous C programs. In international conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pages 205-214, 2009.
16. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The Worst-Case Execution-Time Problem|Overview of Methods and Survey of Tools. Transactions on Embedded Computing Systems (TECS), 7(3):36:1-36:53, 2008.
17. L. H. Yoong, P. S. Roop, and Z. Salcic. Implementing constrained cyber-physical systems with IEC 61499. In Transactions on Embedded Computing Systems (TECS), volume 12S. 2013.
18. L. H. Yoong, P. S. Roop, V. Vyatkin, and Z. Salcic. A Synchronous Approach for IEC 61499 Function Block Implementation. IEEE Transactions on Computers, 58(12):1599-1614, 2009.
19. L. H. Yoong and G. D. Shaw. Auckland function block benchmark. University of Auckland, 2010. www.ece.auckland.ac.nz/~pretzel/Auckland FB Benchmark.