Energy-efficient operation of multicore processors by DVFS, task migration, and active cooling

IEEE Transactions on Computers

Volumn 63, Issue 2, 2014, Pages 349-360

  Hanumaiah, Vinay ^a   Vrudhula, Sarma ^b  

^a Arizona State University   (United States)

^b ARIZONA STATE UNIVERSITY   (United States)

Author keywords

active cooling; closed loop control; dynamic voltage and frequency scaling; energy efficiency; leakage power dependence on temperature; Multicore; optimization; performance Watt; task migration; thermal management

Indexed keywords

COOLING; EXPERIMENTS; LEAKAGE CURRENTS; OPTIMIZATION; REAL TIME CONTROL; SUPERCOMPUTERS; TEMPERATURE CONTROL;

ACTIVE COOLING; CLOSED-LOOP CONTROL; DYNAMIC VOLTAGE AND FREQUENCY SCALING; LEAKAGE POWER; MULTI CORE; PERFORMANCE/WATT; TASK MIGRATION;

ENERGY EFFICIENCY;

EID: 84892391479     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2012.213     Document Type: Article

References (31)

1. R. Rao and S. Vrudhula, "Efficient Online Computation of Core Speeds to Maximize the Throughput of Thermally Constrained Multi-core Processors," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 537-542, 2008.
2. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, and G.D. Micheli, "Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization," Proc. Fifth Int'l Conf. Hardware/Software Codesign and System Synthesis (CODES), pp. 111-116, 2007. (Pubitemid 351203952)
3. V. Hanumaiah, R. Rao, and S. Vrudhula, "The MAGMA Thermal Simulator," http://vrudhula.lab.asu.edu/magma, Arizona State Univ., 2013.
4. J. Laudon, "Performance/Watt: The New Server Focus," ACM SIGARCH Computer Architecture News, vol. 33, pp. 5-13, 2005.
5. "HP Research Smart Cooling," http://www.hpl.hp.com/research/ smart-cooling/index.html, 2013.
6. "Advanced Configuration and Power Interface Specification," http://www.acpi.info/spec.htm, 2013.
7. S. Zhang and K.S. Chatha, "Thermal Aware Task Sequencing on Embedded Processors," Proc. 47th Design Automation Conf. (DAC), pp. 585-590, 2010.
8. M.D. Powell, M. Gomaa, and T.N. Vijaykumar, "Heat-and-Run: Leveraging SMT and CMP to Manage Power Density through the Operating System," Proc. 11th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 260-270, 2004.
9. A. Cohen, F. Finkelstein, A. Mendelson, R. Ronen, and D. Rudoy, "On Estimating Optimal Performance of CPU Dynamic Thermal Management," IEEE Computer Architecture Letters, vol. 2, no. 1, pp. 6-6, Jan. 2003.
10. T. Chantem, X.S. Hu, and R.P. Dick, "Online Work Maximization under a Peak Temperature Constraint," Proc. 14th ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 105-110, 2009.
11. R. Rao and S. Vrudhula, "Performance Optimal Processor Throttling under Thermal Constraints," Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pp. 257-266, 2007. (Pubitemid 351204009)
12. V. Hanumaiah, S. Vrudhula, and K.S. Chatha, "Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-core Processors," IEEE Trans. Computer-Aided Design, vol. 30, no. 11, pp. 1677-1690, Nov. 2011.
13. R. Jayaseelan and T. Mitra, "Temperature Aware Task Sequencing and Voltage Scaling," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD), pp. 618-623, 2008.
14. T. Chantem, R.P. Dick, and X.S. Hu, "Temperature-Aware Scheduling and Assignment for Hard Real-time Applications on MPSoCs," Proc. Conf. Design, Automation, and Test in Europe (DATE), pp. 288-293, 2008.
15. V. Hanumaiah and S. Vrudhula, "Reliability-Aware Thermal Management for Hard Real-time Applications on Multi-core Processors," Proc. Design, Automation, and Test in Europe Conf. and Exhibition (DATE), pp. 184-189, 2011.
16. F. Mulas, M. Pittau, M. Buttu, S. Carta, A. Acquaviva, L. Benini, and D. Atienza, "Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures," Proc. Design, Automation, and Test in Europe (DATE), pp. 734-739, 2008.
17. A. Coskun, T. Rosing, K. Whisnant, and K. Gross, "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs," IEEE Trans. Very Large Scale Integration Systems, vol. 16, no. 9, pp. 1127-1140, Sept. 2008.
18. V. Srinivasan, D. Brooks, M. Gschwind, P. Bose, V. Zyuban, P.N. Strenski, and P.G. Emma, "Optimizing Pipelines for Power and Performance," Proc. IEEE/ACM 35th Ann. Int'l Symp. Microarchitechture (MICRO), pp. 333-344, 2002.
19. M. Ghasemazar, E. Pakbaznia, and M. Pedram, "Minimizing the Power Consumption of a Chip Multiprocessor under an Average Throughput Constraint," Proc. 11th Int'l Symp. Quality Electronic Design (ISQED), pp. 362-371, 2010.
20. D. Shin, S.W. Chung, E.-Y. Chung, and N. Chang, "Energy-Optimal Dynamic Thermal Management: Computation and Cooling Power Co-Optimization," IEEE Trans. Industrial Informatics, vol. 6, no. 3, pp. 340-351, Aug. 2010.
21. "Single-Chip Cloud Computer," http://techresearch.intel.com/ projectdetails.aspx?id=1, Intel, 2013.
22. W. Huang, K. Sankaranarayanan, R.J. Ribando, M.R. Stan, and K. Skadron, "An Improved Block-Based Thermal Model in Hotspot 4.0 with Granularity Considerations," Proc. Ann. Workshop Duplicating, Deconstructing, and Debunking (WDDD), 2007.
23. R. Rao, "Fast and Accurate Techniques for Early Design Space Exploration and Dynamic Thermal Management of Multi-Core Processors," PhD dissertation, Arizona State Univ., 2008.
24. R. Rao and S. Vrudhula, "Fast and Accurate Prediction of the Steady State Throughput of Multi-core Processors under Thermal Constraints," IEEE Trans. Computer-Aided Design, vol. 28, no. 10, pp. 1559-1572, Oct. 2009.
25. W. Liao, L. He, and K.M. Lepak, "Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level," IEEE Trans. Computer-Aided Design, vol. 24, no. 7, pp. 1042-1053, July 2005. (Pubitemid 41013053)
26. M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. IEEE Int'l Workshop Workload Characterization (WWC), pp. 3-14, 2001.
27. S.P. Boyd and L. Vandenberghe, Convex Optimization. Cambridge Univ. Press, 2004.
28. C.H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithms and Complexity. Dover Publications, 1998.
29. J. Munkres, "Algorithms for the Assignment and Transportation Problems," J. Soc. for Industrial and Applied Math., vol. 5, pp. 32-38, 1957.
30. V. Hanumaiah, R. Rao, S. Vrudhula, and K.S. Chatha, "Throughput Optimal Task Allocation under Thermal Constraints for Multi-core Processors," Proc. 46th Ann. Design Automation Conf. (DAC), pp. 1548-1551, 2009.
31. S. Borkar, "Thousand Core Chips-A Technology Perspective," Proc. 44th Ann. Design Automation Conf. (DAC), pp. 746-749, 2007. (Pubitemid 47130064)