Delta-sigma modulation in radio transmitter architectures

1999 IEEE Emerging Technologies Symposium - Wireless Communications and Systems, ETWCS 1999

Volumn , Issue , 1999, Pages 6.1-6.4

  Stichelbout, T E ^a  

^a AALBORG UNIVERSITY   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

DELTA SIGMA MODULATION; DIGITAL TO ANALOG CONVERSION; MODULATION; MODULATORS; RADIO TRANSMISSION; TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

MOBILE WIRELESS; TRANSMITTER ARCHITECTURE;

RADIO TRANSCEIVERS;

EID: 84892274566     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETWCS.1999.897314     Document Type: Conference Paper

References (16)

1. c Cand< and G C Temes. "Oversampling methods for a/d and d/a conversion. ' IEEE Oversampling Delta-Sigma data converter, vol. 1. pp. 184-|Q2. 1990 Compilation of articles on delta-sigma A/D conversion.
2. C P Wall T Bav Thomas AD Ridley and M A. Copeland. "A delta sigma frequency discriminator based synthesizer. " International symposium >m circuit and systems, vol 1. pp 1-4. Seattle, 1995
3. J H Mikkelsen. "Digital radio system front-end receiver architecture. " internal paper, Aalborg University, October 1995.
4. S A Frednc Gourgue. Maurice Bellanger. "Radio receivers for cellular networks possible architectures using a 6-a converter, " in Annals of telecommunications, vol 51. n 3-4. pp 105-120. Presses polytechniques el umversitaires romandes. 1996 A undersampled delta-sigma receiver is proposed
5. B Razavi. "Challenge in portable rf transceivers design. " IEEE circuits and devices magazine, vol 12. pp 12-25. September 1996 Discussion on transceiver architecture
6. A 1 Vasuyki Malsuya. Kuniharu Uchimura and T Yoshitome. "A 16-hits oversampling a-to-d conversion technology using triple-integration noise shaping. ' IEEE Journal of Solid-State Circuits, vol. sc-22. pp. 921929. december 1987 Stable high-order delta sigma modulator, using a several stage noise shaping
7. D DA Johns and D Cherepacha. "Highly selective analog filters using delta sigma based lir filtering. " IEEE journal of solid-state circuits, vol 28, May 199 Analog filtering, using digital Delta sigma converters
8. J L PF Lin and J Kuo. "A cmos quadrature modulator for wireless communication ic. " IEEE Transactions on circuit and systems I: Fundamentals, theory and applications, pp 559-561. june 1997 digital modulation in transmitter
9. L L Arun Jayaraman. P. F Chen G Hantngton and P. Asbeck, "Linear high-efficiency microwave power amplifier using bandpass delta sigma modualtors. " IEEE Microwave and guided wave letters, vol. 8. pp 121123. march 1998
10. S H-L Tu and C Toumazou. "Highly efficient cmos class e power amplifier for wireless communications. " Proceeding lSCAS,)\me 1998. High efficiency CMOS amplifier for Wireless communications
11. B R Owen. MSc Tliesis The design of delta-sigma modulator based IIR filter Department of electrical engineering. University of Toronto, 1993
12. T A Riley and M A Copeland, "A simplified continuous phase modulator, " IE EE transactions systems on circuits and systems-II : Analog and digital signal processing, vol 41. pp 321-328. May 1994. Improvement of the former delta-sigma modulator, and application for the modulation in a transmitter
13. 'M B giora Goldberg. "The evolution and maturity of fractional-n pll synthesis. ' Microwave Journal, pp 124-134, September 1996 Tutorial presenting fractional N frequency synthesis
14. B Miller and R Conley. "A multiple modulator fractional divider. " IEEE transaction on instrumentation and measurement, vol. 40. pp. 578-582. |unc 1991 Delta sigma modullion for the fractional divider.
15. I raninckx and M S J Sleyaert, "A 1 8-ghz cmos low-phase-noise vco wilh prcscalcr. " IEEE journal of solid-state circuits, vol 30. pp. 1474-14X2. december 1995
16. K f L Behzad Razavi and R HYan, "Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron cmos. ' II. EE journal of \otul-\iate circuits. vo\ 30, pp 101-109. february 1995 A fasi divider by 2 and 2 GHz. CMOS PLL arc presented