A practical introduction to hardware/software codesign

A Practical Introduction to Hardware/Software Codesign

Volumn , Issue , 2010, Pages 1-396

  Schaumont, Patrick R ^a  

^a State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892198128     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-6000-9     Document Type: Book

References (77)

1. Aeroflex G (2009) Leon-3/grlib intellectual property cores. Tech. rep., http://www.gaisler.com
2. Appel AW (1997) Modern Compiler Implementation in C: Basic Techniques. Cambridge University Press
3. Atmel (2008) At91sam7l128 preliminary. Tech. rep., http://www.atmel.com/ dyn/products/product card.asp?part id=4293
4. Berry G (2000) The foundations of esterel. In: Proof, Language, and Interaction, pp 425-454
5. Bogdanov A, Knudsen L, Leander G, Paar C, Poschmann A, Robshaw M, Seurin Y, Vikkelsoe C (2007) Present: An ultra-lightweight block cipher. In: Proc. Cryptographic Hardware and Embedded Systems 2007, pp 450-466
6. Buck JT (1993) Scheduling dynamic dataflow graphs with bounded memory using the token flow model. Ph. D. Dissertation, UCB/ERL 93/63, UC Berkeley, CA
7. Claasen T (1999) High speed: not the only way to exploit the intrinsic computational power of silicon. In: Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International, pp 22-25
8. Claasen T (2006) An industry perspective on current and future state of the art in system-on-chip (soc) technology. Proceedings of the IEEE 94(6):1121-1137
9. Committee T (1995) Tool interface standard executable and linkable format (elf) specification, version 1.2. Tech. rep., http://refspecs.freestandards. org/elf/elf.pdf
10. Cytron R, Ferrante J, Rosen BK, Wegman MN, Zadeck FK (1991) Efficiently computing static single assignment form and the control dependence graph. ACM Trans Program Lang Syst 13(4):451-490
11. Davio M, Deschamps JP, Thayse A (1983) Digital Systems with Algorithm Implementation. John Wiley & Sons, Inc., New York, NY, USA
12. De Canniere C, Preneel B (2005) Trivium specifications. Tech. rep., ESAT/SCD-COSIC, K. U. Leuven, http://www.ecrypt.eu.org/stream/p3ciphers/trivium/ trivium p3.pdf
13. Dennis J (2007) A dataflow retrospective - how it all began. http://csg.csail.mit.edu/Dataflow/talks/DennisTalk.pdf
14. D'Errico J, Qin W (2006) Constructing portable compiled instruction-set simulators: an adl-driven approach. In: DATE'06: Proceedings of the conference on Design, automation and test in Europe, pp 112-117
15. Dijkstra EW (2009) The E. W. Dijkstra Archive. Tech. rep., http://www.cs.utexas.edu/users/EWD
16. ECRYPT (2008) The estream project. Tech. rep., http://www.ecrypt.eu.org/ stream/technical.html
17. Edwards SA (2006) The challenges of synthesizing hardware from c-like languages. IEEE Design & Test of Computers 23(5):375-386
18. Eker J, Janneck J, Lee E, Liu J, Liu X, Ludvig J, Neuendorffer S, Sachs S, Xiong Y (2003) Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE 91(1):127-144
19. Gajski DD, Abdi S, Gerstlauere A, Schirner G (2009) Embedded System Design: Modeling, Synthesis, Verification. Springer
20. Ganesan P, Venugopalan R, Peddabachagari P, Dean A, Mueller F, Sichitiu M (2003) Analyzing and modeling encryption overhead for sensor network nodes. In: WSNA'03: Proceedings of the 2nd ACM international conference on Wireless sensor networks and applications, ACM, New York, NY, USA, pp 151-159, DOI http://doi.acm.org/10.1145/941350.941372
21. Good T, Benaissa M (2007) Hardware results for selected stream cipher candidates. Tech. rep., eSTREAM project, http://www.ecrypt.eu.org/stream/hw.html
22. Gupta S, Gupta R, Dutt N, Nicolau A (2004) SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Springer
23. Harel D (1987) Statecharts: A visual formulation for complex systems. Sci Comput Program 8(3):231-274
24. Hennessy JL, Patterson DA (2006) Computer Architecture: A Quantitative Approach, 4th Edition. Morgan Kaufmann
25. Hillis WD, Steele GL Jr (1986) Data parallel algorithms. Commun ACM 29(12):1170-1183
26. Hodjat A, Verbauwhede I (2004) High-throughput programmable cryptocoprocessor. IEEE Micro 24(3):34-45
27. Hoe JC (2000) Operation-centric hardware description and synthesis. PhD thesis, MIT
28. IBM (2009) Coreconnect bus architecture. Tech. rep., https://www-01.ibm. com/chips/techlib/techlib.nsf/productfamilies/CoreConnect Bus Architecture
29. Inc X (2009) Xilinx embedded development toolkit. Tech. rep., http://www.xilinx.com/support/documentation/dt edk.htm
30. Ivanov A, De Micheli G (2005) Guest editors' introduction: The network-on-chip paradigm in practice and research. Design & Test of Computers, IEEE 22(5):399-403
31. Kaps JP (2008) Chai-tea, cryptographic hardware implementations of xtea. In: INDOCRYPT, pp 363-375
32. Karlof C, Sastry N, Wagner D (2004) Tinysec: a link layer security architecture for wireless sensor networks. In: SenSys'04: Proceedings of the 2nd international conference on Embedded networked sensor systems, ACM, New York, NY, USA, pp 162-175, DOI http://doi.acm.org/10.1145/1031495.1031515
33. Kastner R, Kaplan A, Sarrafzadeh M (2003) Synthesis Techniques and Optimizations for Reconfigurable Systems. Kluwer Academic Publishers
34. Keutzer K, Newton A, Rabaey J, Sangiovanni-Vincentelli A (2000) System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19(12):1523-1543
35. Kogge PM (1981) The Architecture of Pipelined Computers. McGraw-Kill
36. Leander G, Paar C, Poschmann A, Schramm K (2007) New lightweight des variants. In: Fast Software Encryption, Lecture Notes on Computer Science, vol 4593, pp 196-200
37. Lee EA, Messerschmitt DG (1987) Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans Computers 36(1):24-35
38. Leupers R, Ienne P (2006) Customizable Embedded Processors: Design Technologies and Applications. Morgan Kaufmann Publishers Inc.
39. Lynch M (1993) Micro-programmed State Machine Design, CRC Press, 1993
40. Ltd A (2009a) The amba system architecture. Tech. rep., http://www.arm.com/products/solutions/AMBAHomePage.html
41. Ltd A (2009b) Arm infocenter. Tech. rep., http://infocenter.arm.com/help/ index.jsp
42. Madsen J, Steensgaard-Madsen J, Christensen L (2002) A sophomore course in codesign. Computer 35(11):108-110, DOI http://dx.doi.org/10.1109/MC.2002. 1046983
43. Maharatna K, Valls J, Juang TB, Sridharan K, Meher P (2009) 50 years of cordic: Algorithms, architectures, and applications. Circuits and Systems I: Regular Papers, IEEE Transactions on 56(9):1893-1907
44. McKee S (2004) Reflections on the memory wall. In: Conf. Computing Frontiers, pp 162-168
45. Meiser G, Eisenbarth T, Lemke-Rust K, Paar C (2007) Software implementation of estream profile i ciphers on embedded 8-bit avr microcontrollers. Tech. rep., eSTREAM project, http://www.ecrypt.eu.org/stream/ sw.html
46. Menezes A, van Oorschot P, Vanstone S (2001) Handbook of Applied Cryptography. CRC Press
47. Micheli GD, Benini L (2006) Networks on Chips: Technology and Tools (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA
48. Micheli GD, Wolf W, Ernst R (2001) Readings in Hardware/Software Co-Design. Morgan Kaufmann Publishers Inc.
49. Moderchai BA (2006) Principles of Concurrent and Distributed Programming, 2nd Edition. Addison Wesley
50. Muchnick SS (1997) Advanced Compiler Design and Implementation. Morgan Kaufmann
51. NIST (2001) Federal information processing standards publication 197: Announcing the advanced encryption standard (aes). Tech. rep., http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
52. Parhi KK, Messerschmitt DG (1989) Fully-static rate-optimal scheduling of iterative data-flow programs via optimum unfolding. In: ICPP (1), pp 209-216
53. Pasricha S, Dutt N (2008) On-Chip Communication Architectures: System on Chip Interconnect. Morgan Kaufmann
54. Potop-Butucaru D, Edwards SA, Berry G (2007) Compiling Esterel. Springer
55. Qin W (2004) Modeling and description of embedded processors for the development of software tools. PhD thesis, Princeton University
56. Qin W, Malik S (2003) Flexible and formal modeling of microprocessors with application to retargetable simulation. In: DATE'03: Proceedings of the conference on Design, Automation and Test in Europe, p 10556
57. Rabaey JM (2009) Low Power Design Essentials. Springer
58. Rowen C (2004) Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors. Prentice Hall
59. Saleh R, Wilton S, Mirabbasi S, Hu A, Greenstreet M, Lemieux G, Pande P, Grecu C, Ivanov A (2006) System-on-chip: Reuse and integration. Proceedings of the IEEE 94(6):1050-1069
60. Satoh A, Morioka S (2003) Hardware-focused performance comparison for the standard block ciphers aes, camellia, and triple-des. In: ISC, no. 2851 in Lecture Notes on Computer Science, pp 252-266
61. Schaumont P, Shukla SK, Verbauwhede I (2006) Design with race-free hardware semantics. In: DATE, pp 571-576
62. Smotherman M (2009) A brief history of microprogramming. Tech. rep., Clemson University, http://www.cs.clemson.edu/mark/uprog.html
63. Stanford Graphics Lab (2003) Brook language. Http://graphics.stanford. edu/projects/brookgpu/lang.html
64. Talla D, Hung CY, Talluri R, Brill F, Smith D, Brier D, Xiong B, Huynh D (2004) Anatomy of a portable digital mediaprocessor. Micro, IEEE 24(2):32-39
65. Taubenfeld G (2006) Synchronization Algorithms and Concurrent Programming. Pearson/Prentice Hall
66. Thies W (2008) Language and compiler support for stream programs. PhD thesis, MIT, http://groups.csail.mit.edu/cag/streamit/shtml/documentation.shtml
67. Vahid F (2003) The softening of hardware. Computer 36(4):27-34
68. Vahid F (2007a) Digital Design. John Wiler and Sons Publishers
69. Vahid F (2007b) It's time to stop calling circuits "hardware". Computer 40(9):106-108
70. Vahid F (2009) Dalton project. Tech. rep., http://www.cs.ucr.edu/dalton
71. Valls J, Sansaloni T, Perez-Pascual A, Torres V, Almenar V (2006) The use of cordic in software defined radios: a tutorial. Communications Magazine, IEEE 44(9):46-50
72. Verbauwhede I, Scheers C, Rabaey J (1994) Memory estimation for high level synthesis. In: Proceedings of the Design Automation Conference, pp 143-148
73. Volder JE (1959) The cordic trigonometric computing technique. Electronic Computers, IEEE Transactions on EC-8(3):330-334
74. Wolf W (2003) A decade of hardware/software codesign. Computer 36(4):38-43
75. Wulf W, McKee S (1995) Hitting the memory wall: Implications of the obvious. In: ACM SIGARCH Computer Architecture News, 23, http://www.cs.virginia. edu/papers/Hitting Memory Wall-wulf94.pdf
76. Xilinx I (2009) Picoblaze for extended spartan-3a family, virtex-4, virtex-ii, and virtex-ii pro fpgas. Tech. rep., http://www.xilinx.com/products/ ipcenter/picoblaze-S3-V2-Pro.htm
77. Yaghmour K, Masters J, Ben-Yossef G, Gerum P (2008) Building Embedded Linux Systems, 2nd Edition. O'Reilly Media, Inc.