Cellular Automata for Efficient Parallel Logic and Fault Simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 6, 1995, Pages 740-749

  Li, Yih Lang ^a   Wu, Cheng Wen ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84890099984     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.387734     Document Type: Article

References (20)

1. P. Agrawal, “Concurrency and communication in hardware simulators,” IEEE Trans. Computer-Aided Design, vol. CAD-5, no. 4, pp. 617–623, Oct. 1986.
2. V. D. Agrawal and S. T. Chakradhar, “Performance analysis of synchronized iterative algorithms on multiprocessor systems,” IEEE Trans. Parallel Distributed Syst., vol. 3, pp. 739–746, Nov. 1992.
3. L. M. Huisman, I. Nair, and R. Daoud, “Fault simulation of logic designs on parallel processors with distributed memory,” in Proc. Int. Test Conf. (ITC), 1990, pp. 690–696.
4. S. Bose and P. Agrawal, “Concurrent fault simulation of logic gates and memory blocks on message passing multicomputers,” in Proc. Design Automation Conf. (DAC), June 1992, pp. 332–335.
5. P. Agrawal, V. D. Agrawal, K.-T. Cheng, and R. Tutundjiar, “Fault simulation in a pipelined multiprocessor system,” in Proc. Int. Test Conf. (ITC), Aug. 1989, pp. 727–734.
6. Y. Kitamura, “Hardware engines for logic simulation,” in Advances in CAD for VLSI, Vol. 2, Logic Design and Simulation, E. Hörbst, Ed. North-Holland: Elsevier, 1986, pp. 165–192.
7. Y. Kitamura, “Exact critical path tracing fault simulation on massively parallel processor AAP2,” in Proc. Int. Conf. Computer-Aided Design (ICCAD), Nov. 1989, pp. 474–477.
8. V. Narayanan and V. Pitchumani, “Fault simulation on massively parallel SIMD machines: Algorithms, implementations and results,” J. Electronic Testing: Theory Applicat., vol. 3, pp. 79–92, Sept. 1992.
9. A. D. Gloria and P. Faraboschi, “Massive parallelism in multi-level simulation of VLSI circuits,” Integration, vol. 14, no. 2, pp. 145–171, 1992.
10. M.-J. Chung and Y. Chung, “Efficient parallel logic simulation techniques for the connection machine,” in Proc. Design Automation Conf. (DAC), 1990, pp. 606–614.
11. N. Ishiura, H. Yasuura, and S. Yajima, “High-speed logic simulation on vector processors,” IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 3, pp. 305–321, May 1987.
12. R. Raghavan, J. P. Hayes, and W. R. Martin, “Logic simulation on vector processors,” in Proc. European Design Automation Conf. (EDAC), 198, pp. 268–2718.
13. M. Abramovici, B. Krishnamurthy, R. Mathews, B. Rogers, M. Schulz, S. Seth, and J. Waicukauski, “What is the path to fast fault simulation? (a panel discussion),” in Proc. Int. Test Conf. (ITC), 1988, pp. 183–192.
14. D. Harel and B. Krishnamurthy, “Is there hope for linear time fault simulation?” in Proc. Int. Symp. Fault Tolerant Computing (FTCS), July 1987, pp. 28–33.
15. N. Ishiura and S. Yajima, “Linear time fault simulation algorithm using a content addressable memory,” in Proc. European Design Automation Conf. (EDAC), 1992, pp. 442–445.
16. M. L. Bailey, “How circuit size affects parallelism,” IEEE Trans. Computer-Aided Design, vol. 11, pp. 208–215, Feb. 1992.
17. S. Wolfram, “Statistical mechanics of cellular automata,” Rev. Modern Phys., vol. 55, pp. 601–644, 1983.
18. K. Culik, J. Pachl, and S. Yu, “On the limit sets of cellular automata,” SIAM J. Computing, vol. 18, no. 4, pp. 831–842, Aug. 1989.
19. R. Gould, Graph Theory. Menlo Park, CA: Benjamin/Cummings, 1988, ch. 4.
20. N. Ishiura, M. Ito, and S. Yajima, “Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor,” IEEE Trans. Computer-Aided Design, vol. 9, no. 8, pp. 868–875, Aug. 1990.