Using FPGAs to implement a reconfigurable highly parallel computer

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 705 LNCS, Issue , 1993, Pages 199-210

  Linde, Arne ^a   Nordström, Tomas ^b   Taveniku, Mikael ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b LULEÅ UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT DESIGN; LOGIC GATES; NEURAL NETWORKS; PARALLEL PROCESSING SYSTEMS; RECONFIGURABLE HARDWARE;

APPLICATION AREA; BIT-SERIAL MULTIPLIERS; HIGHLY PARALLELS; INSTRUCTION STREAMS; MULTIPLE DATA STREAMS; PARALLEL COMPUTER; PROCESSING ELEMENTS; REAL APPLICATIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84889998095     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-57091-8_45     Document Type: Conference Paper

References (22)

1. Åhlander, A. and B. Svensson. “Floating point calculations in bit-serial SIMD computers.” In Fourth Swedish Workshop on Computer Systems Architecture, Linköping, Sweden, 1992.
2. Arbib, M. A. “Schemas and neural network for sixth generation computing.” Journal of Parallel and Distributed Computing. Vol. 6(2): pp. 185-216, 1989.
3. Bengtsson, L., A. Linde, T. Nordström, B. Svensson, M. Taveniku and A. Åhlander. “Design and implementation of the REMAP3 software reconfigurable SIMD parallel computer.” In Fourth Swedish Workshop on Computer Systems Architecture, Linköping, Sweden, 1992.
4. Cox, C. E. and W. E. Blanz. “GANGLION — A fast field programmable gate array implementation of a connectionist classfier.” (RJ 8290/75651/), IBM Research Division, Almaden Research Centre, 1990.
5. Fernström, C., I. Kruzela and B. Svensson. LUCAS Associative Array Processor — Design, Programming and Application Studies. Vol 216 of Lecture Notes in Computer Science. Springer Verlag. Berlin. 1986.
6. Hertz, J., A. Krogh and R. G. Palmer. Introduction to the Theory of Neural Computations. Addison Wesley. Redwood City, CA. 1991.
7. Kohonen, T. “An introduction to neural computing.” Neural Networks. Vol. 1: pp. 3-16, 1988.
8. Linde, A. and M. Taveniku. “LUPUS — a reconfigurable prototype for a modular massively parallel SIMD computing system.” (Masters Thesis 1991:028 E), University of Luleå, Sweden, 1991. [In Swedish]
9. Lippmann, R. P. “An Introduction to Computing with Neural Nets.” IEEE Acoustics, Speech, and Signal Processing Magazine. Vol. 4(April): pp. 4-22, 1987.
10. Nordström, T. “Designing parallel computers for self organizing maps.” (Res. Rep. TULEA 1991:17), Luleå University of Technology, Sweden, 1991.
11. Nordström, T. “Sparse distributed memory simulation on REMAP3.” (Res. Rep. TULEA 1991:16), Luleå University of Technology, Sweden, 1991.
12. Nordström, T. and B. Syensson. “Using and designing massively parallel computers for artificial neural networks.” Journal of Parallel and Distributed Computing. Vol. 14(3): pp. 260-285, 1992.
13. Saarinen, J., M. Lindell, P. Kotilainen, J. Tomberg, P. Kanerva and K. Kaski. “Highly parallel hardware implementation of sparse distributed memory.” In International Conference on Artificial Neural Networks, Vol. 1, pp. 673-678, Helsinki, Finland, 1991.
14. Schmitt, R. S. and S. S. Wilson. “The AIS-5000 parallel processor.” IEEE Transaction on Pattern Analysis and Machine Intelligence. Vol. 10(3): pp. 320-330, 1988.
15. Skubiszewski, M. “A hardware emulator for binary neural networks.” In International Neural Network Conference, Vol. 2, pp. 555-558, Paris, 1990.
16. Svensson, B. and T. Nordström. “Execution of neural network algorithms on an array of bit-serial processors.” In 10th International Conference on Pattern Recognition, Computer Architectures for Vision and Pattern Recognition, Vol. 2, pp. 501-505, Atlantic City, New Jersey, USA, 1990.
17. Thinking Machines Corporation. “C* User's guide and C* Programming Guide.” (Version 6.0), T M C Cambridge, Massachusetts, 1990.
18. Unnebäck, M. “Gate array implementations of processing elements for a reconfigurable, modular, massively parallel SIMD computer.” (Masters Thesis 1991:117 E), Luleå University of Technology, 1991. [In Swedish]
19. Van den Bout, D. E., J. N. Morris, D. Thomae, S. Labrozzi, S. Wingo and D. Hallman. “AnyBoard: An FPGA-based, reconfigurable system.” IEEE Design & Test of Computers. (September): pp. 21-30, 1992.
20. Van den Bout, D. E., W. Snyder and T. K. Miller III. “Rapid prototyping for neural networks.” Advanced Neural Computers. Eckmiller ed. North-Holland. Amsterdam. 1990.
21. Wolff, H. “How Quickturn is filling a gap.” Electronics. (April): 1990.
22. XILINX. The Programmable Gate Array Data Book. 1990.