Composable accelerator-rich microprocessor enhanced for adaptivity and longevity

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2013, Pages 305-310

  Cong, Jason ^a   Ghodrat, Mohammad Ali ^a   Gill, Michael ^a   Grigorian, Beayna ^a   Huang, Hui ^a   Reinman, Glenn ^a  

^a University of California   (United States)

Author keywords

Accelerator Composition; Adaptivity; Hardware Accelerators; Longevity; Programmable Fabric

Indexed keywords

ADAPTIVITY; COMPOSABLE; HARDWARE ACCELERATORS; HARDWARE EXTENSION; LONGEVITY; ORDERS OF MAGNITUDE;

ALGORITHMS; BENCHMARKING; ENERGY EFFICIENCY; HARDWARE; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS;

ACCELERATION;

EID: 84889592098     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2013.6629314     Document Type: Conference Paper

References (33)

1. Nvidia, http://www.nvidia.com.
2. AMD APUs, http://www.amd.com/us/products/technologies/apu.
3. J. Hauser and J. Wawrzynek, "Garp: a MIPS processor with a reconfigurable coprocessor," in FCCM '97, pp. 12-21.
4. J. Cong et al., "FPGA-based hardware acceleration of lithographic aerial image simulation," ACM Trans. Reconf. Tech. Sys. '09, pp. 17:1-17:29.
5. "Accelerating vision and navigation applications on a customizable platform," in ASAP '11, pp. 25-32.
6. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in FPGA '06, pp. 21-30.
7. V. Govindaraju et al., "Dynamically specialized datapaths for energy efficient computing," in HPCA '11, pp. 503-514.
8. N. Clark et al., "Veal: Virtualized execution accelerator for loops," in ISCA '08.
9. H. Park et al., "Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia application," in MICRO '09, pp. 370-380.
10. J. Cong et al., "Charm: a composable heterogeneous accelerator-rich microprocessor," in ISLPED '12, pp. 379-384.
11. T. Johnson and U. Nawathe, "An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)," in ISPD '07, pp. 2-2.
12. L. Seiler et al., "Larrabee: A many-core x86 architecture for visual computing," IEEE Micro, vol. 29, pp. 10-21, 2009.
13. G. Venkatesh et al., "QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores," in MICRO '11, pp. 163-174.
14. J. Cong et al., "Architecture support for accelerator-rich cmps," in DAC '12, pp. 843-849.
15. H. Franke et al., "Introduction to the wire-speed processor and architecture," IBM J. of Research and Development, pp. 3:1-3:11, 2010.
16. E. Ipek et al., "Core fusion: accommodating software diversity in chip multiprocessors," in ISCA '07, pp. 186-197.
17. J. Cong et al., "Accelerating sequential applications on cmps using core spilling," IEEE Trans. on Par. and Dis. Systems, pp. 1094-1107, 2007.
18. M. Gebhart et al., "An evaluation of the trips computer system," in ASPLOS '09.
19. Xilinx, http://www.xilinx.com.
20. J. Cong and B. Xiao, "Optimization of interconnects between accelerators and shared memories in dark silicon," in ICCAD '13, (To Appear).
21. A. Hormati et al., "Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping," in CGO, 2007, pp. 341-353.
22. P. S. Magnusson et al., "Simics: A full system simulation platform," Computer, vol. 35, pp. 50-58, 2002.
23. M. Martin et al., "Multifacet's general execution-driven multiprocessor simulator (gems) toolset," in Computer Architecture New, Sep 2005.
24. Synopsys Design Compiler, http://www.synopsys.com/Tools/ Implementation/ RTLSynthesis/Pages/default.aspx.
25. CACTI 5.3, http://quid.hpl.hp.com:9081/cacti.
26. H. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A powerperformance simulator for interconnection networks," in MICRO '02.
27. S. Li et al., "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in MICRO '09.
28. A. Bui et al., "Customizable domain-specific computing," Design and Test of Computers, IEEE, 2011.
29. C. Bienia et al., "Parsec 2.0: A new benchmark suite for chip multiprocessors," in Workshop on Modeling, Benchmarking and Sim. '09.
30. Open Source Computer Vision, http://opencv.willowgarage.com/.
31. The Mobile Robot Programming Toolkit, http://mrpt.org/.
32. S. K. Venkata et al., "SD-VBS: The san diego vision benchmark suite," in IISWC '09, pp. 55-64.
33. M. Lustig et al., "Sparse MRI: The application of compressed sensing for rapid MRI," Magnetic Resonance in Med. '07, pp. 1182-1195