FPGA Prototyping by Verilog Examples: Xilinx Spartan™-3 Version

FPGA Prototyping by Verilog Examples: Xilinx Spartan™-3 Version

Volumn , Issue , 2008, Pages 1-488

  Chu, Pong P ^a  

^a CLEVELAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889487946     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/9780470374283     Document Type: Book

References (37)

1. P. J. Ashenden, The Designer's Guide to VHDL, 2nd ed., Morgan Kaufmann, 2001.
2. J. Axelson, Serial Port Complete, 2nd ed., Lakeview Research, 2007.
3. L. Bening and H. D. Foster, Principles of Verfiable TL Design, 2nd ed., Springer-Verlag, 2001.
4. J. Bergeron, Writing Testbenches: Functional Verification of HDL Models, Springer-Verlag, 2003.
5. K. Chapman, "Creating Embedded Microcontrollers," TechXcIusives at http://www.xilinx.com.
6. A. Chapweske, "PSI2 MouseIKeyboard Protocol," http://www.computer-engineering.org.
7. A. Chapweske, "PSI2 Keyboard Interface," http://www.computer-engineering.org.
8. A. Chapweske. "PSI2 Mouse Interface," http://www.computer-engineering.org.
9. P. P. Chu, RTL Hardware Design Using VHDL: Coding for Eflciency, Portability, andScalability, Wiley-IEEE Press, 2006.
10. M. D. Ciletti, Advanced Digital Design with the Verilog HDL, Prentice Hall, 2003.
11. M. D. Ciletti, Starter's Guide to Verilog 2001, Prentice Hall, 2003.
12. C. E. Cummings, ""full_case parallel-case", the Evil Twins of Verilog Synthesis," SNUG (Synopsys Users Group Conference), Boston, 1999.
13. C. E. Cummings, "Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!" SNUG (Svnops-vs Users Group Conference), San Jose, 2000.
14. C. E. Cummings, "Coding and Scripting Techniques for FSM Designs with Synthesis-Optimized, Glitch-Free Outputs," SNUG (Synopsys Users Group Conference), Boston, 2000.
15. C. E. Cummings. "New Verilog-2001 Techniques for Creating Parameterized Models (or Down With 'define and Death of a defparam!)," International HDL Conference, 2002.
16. D. D. Gajski, Principles ofDigita1 Design, Prentice Hall, 1997.
17. J. O. Hamblen et al., RapidPrototyping ofDigital Svstems: Quartus8 II Edition, Springer, 2005.
18. IEEE, IEEE Standardfor Verilog Hardware Description Language (IEEE Std 1364-2001), Institute of Electrical and Electronics Engineers, 2001.
19. IEEE, IEEE Standard VHDL Language Reference Manual (IEEE Std 1076-2001), Institute o f Electrical and Electronics Engineers, 2001.
20. M. Keating and P. Bricaud, Methodology Manual for System-on-a-Chip Designs, 3rd ed., Springer-Verlag, 2002.
21. C. M. Maxfield. The Design Warrior's Guide to FPGAs, Newnes, 2004.
22. Mentor Graphics, ModelSim Tutorial, Mentor Graphics Corporation.
23. S. Palnitkar, Verilog HDL, 2nd ed., Prentice Hall, 2003.
24. D. A. Patterson and J. L. Hennessy, Computer Organization andDesign: The Hardware/Software Interface, 3rd ed., Morgan Kaufmann, 2004.
25. J. M. Rabaey, Digital Integrated Circuits, 2nd ed., Prentice Hall, 2002.
26. S. Sutherland, "What's New in the IEEE 1364 Verilog-2001 Standard," International HDL Conference, 2000.
27. J. F. Wakerly. Digital Design: Principles and Practices, Prentice Hall, 2002.
28. W. Wolf, FPGA-Based System Design, Prentice Hall, 2004.
29. Xilinx, DS099 Spartan-3 FPGA Family: Complete Data Sheet, Xilinx, Inc.
30. Xilinx, ISE 8.li Quick Start Tutorial, Xilinx, Inc.
31. Xilinx, ISE In-Depth Tutorial, Xilinx, Inc.
32. Xilinx, PicoBlaze 8-Bit Embedded Microcontroller User Guide, Xilinx, Inc.
33. Xilinx, Spartan-3 Starter Kit Board User Guide, Xilinx, Inc.
34. Xilinx, XAPP462 Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs, Xilinx, Inc.
35. Xilinx, XAPP463 Using Block RAM in Spartan-3 Generation FPGAs, Xilinx, Inc.
36. Xilinx, XAPP464 Using Look-Up Tables as Distributed RAM in Spartan-3 Generatiori FPGAs, Xilinx, Inc.
37. Xilinx. XST User Guide v8.li, Xilinx, Inc.