RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability

Volumn , Issue , 2006, Pages 1-669

  Chu, Pong P ^a  

^a CLEVELAND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889358019     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/0471786411     Document Type: Book

References (42)

1. P. Alfke, "Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Gen-erators," Xilinx Application Note XAPP-052, 1996.
2. M. G. Amold, Verilog Digital Computer Design, Prentice Hall, 1998.
3. P. J. Ashenden, The Designer's Guide to VHDL, 2nd ed., Morgan Kaufmann, 2001.
4. P. H. Bardell, Built In Test for VLSI: Pseudorandom Techniques, Wiley-Interscience, 1987.
5. L. Bening and H. D. Foster, Principles of Ver@able RTL Design, 2nd ed., Springer-Verlag, 2001.
6. J. Bergeron, Writing Testbenches: Functional Verification of HDL Models, Springer-Verlag,2003.
7. M. D. Ciletti, Advanced Digital Design with the Verilog HDL, Prentice Hall, 2003.
8. M. D. Ciletti, Starter's Guide to Verilog 2001, Prentice Hall, 2003.
9. C. E. Cummings, "Coding and Scripting Techniques for FSM Designs with Synthesis-Optimized, Glitch-Free Outputs," SNUG (Synopsys Users Group conference), Boston, 2000.
10. C. E. Cummings, "Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs," SNUG (Synopsys Users Group conference), San Jose, 2001.
11. C. E. Cummings, "Simulation and Synthesis Techniques for Asynchronous FIFO Design," SNUG (Synopsys Users Group conference), San Jose, 2002.
12. C. E. Cummings and P. Alfke, "Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons," SNUG (Synopsys Users Group conference), San Jose, 2002.
13. W. J. Dally and J. W. Poulton, Digital Systems Engineering, Cambridge University Press, 1998.
14. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
15. S. Devadas et al., Logic Synthesis, McGraw-Hill Professional, 1994.
16. M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann, 2003.
17. D. D. Gajski, Principles of Digital Design, Prentice Hall, 1997.
18. D. D. Gajski, High-Level Synthesis: Introduction to Chip and System Design, Springer-Verlag, 1992.
19. S. Ghosh, Hardware Description Languages: Concepts and Principles, Wiley-IEEE Press, 1999.
20. IEEE, IEEE Standard for Verilog Hardware Description Language, (IEEE Std 1364-2001), In-stitute of Electrical and Electronics Engineers, 2001.
21. IEEE, IEEE Standard VHDL Language Reference Manual (IEEE Std 1076-2001), Institute of Electrical and Electronics Engineers, 2001.
22. IEEE, IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis, (IEEE Std 1076.6-1999), Institute of Electrical and Electronics Engineers, 2000.
23. IEEE, IEEE Standard VHDL Synthesis Packages (IEEE Std 1076.3-1997), Institute of Electrical and Electronics Engineers, 1997.
24. IEEE, IEEE Standard Multivalue Logic System for VHDL Model Interoperability (IEEE Std 1164-1993), Institute of Electrical and Electronics Engineers, 1993.
25. H. Johnson, High-speed Digital Design: A Handbook of Black Magic, Prentice Hall, 1993.
26. T. Kam, Synthesis of Finite State Machines: Functional Optimization, Kluwer Academic, 1997.
27. R. H. Katz and G. Borriello, Contemporary Logic Design, 2nd ed., Prentice Hall, 2004.
28. M. Keating andP. Bricaud, MethodologyM anualforSystem-on-a-ChiDp esigns, jrded., Springer-Verlag, 2002.
29. I. Koren, Computer Arithmetic Algorithms, 2nd ed., A. K. Peters, 2002.
30. H. A. Landman, "Visualizing the Behavior of Logic Synthesis Algorithms," SNUG (SynopsysUsers Group conference), 1998.
31. C. M. Maxfield, The Design Warrior's Guide to FPGAs, Newnes, 2004.
32. S. Palnitkar, Verilog HDL, 2nd ed., Prentice Hall, 2003.
33. D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The HardwardSoOftare Interface, 3rd ed., Morgan Kaufmann, 2004.
34. Jan M. Rabaey, Digital Integrated Circuits, 2nd ed., Prentice Hall, 2002.
35. A. Rushton, VHDL for Logic Synthesis, 2nd ed., John Wiley & Sons, 1998.
36. P. Sinander, VHDL Modelling Guidelines, European Space Agency, 1994.
37. T. Villa et al., Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic, 1997.
38. J. E Wakerly, Digital Design: Principles and Practices, Prentice Hall, 2002.
39. W. Wolf, FPGA-Based System Design, Prentice Hall, 2004.
40. W. Wolf, Modem VLSI Design: System-on-Chip Design, 3rd ed., Prentice Hall, 2002.
41. R. Zimmermann, Binary Adder Architectures for Cell-Based VLSI and Their Synthesis, PhD.thesis, Swiss Federal Institute of Technology (FiTH), Zurich, 1998.
42. R. Zimmermann, "VHDL Library of Arithmetic Units," First International Forum on Design Languages (FDL'98), 1998.