Tailoring a self-distributing architecture to a cluster computer environment

Proceedings - 8th Euromicro Workshop on Parallel and Distributed Processing, EURO-PDP 2000

Volumn , Issue , 2000, Pages 150-157

  Moore, R ^a   Klauer, B ^a   Waldschmidt, K ^a  

^a GOETHE UNIVERSITY   (Germany)

Author keywords

Cache Only Memory Architectures (COMAs); Cluster Computing; Load balancing; Runtime Support Systems; Scheduling; Task and object migration

Indexed keywords

CACHE MEMORY; CLUSTER COMPUTING; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER PROGRAMMING; HARDWARE; MEMORY ARCHITECTURE; NETWORK MANAGEMENT; PROGRAM COMPILERS; RECONFIGURABLE HARDWARE; RESOURCE ALLOCATION; SCHEDULING;

ADDRESS COMPUTATION; CACHE ONLY MEMORY ARCHITECTURES (COMAS); CLUSTER COMPUTING ENVIRONMENT; DISTRIBUTING ARCHITECTURE; NETWORK STRUCTURES; OBJECT MIGRATION; PARALLELIZING COMPILER; RUNTIME SUPPORT SYSTEMS;

NETWORK ARCHITECTURE;

EID: 84889160899     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMPDP.2000.823406     Document Type: Conference Paper

References (16)

1. M. Annavaram and W. A. Najjar. Comparison of two storage models in data-driven multithreaded architectures. In Eighth IEEE Symposium on Parallel and Distributed Processing (SPDP), pages 122-129, New Orleans, LA, Oct. 1996. IEEE, IEEE Computer Society Press.
2. D. E. Culler, S. C. Goldstein, K. E. Schauser, and T. von Eicken. TAM - A compiler controlled Threaded Abstract Machine. In Journal of Parallel and Distributed Computing, Special Issue on Dataflow, June 1993.
3. E. Hagersten, A. Landin, and S. Haridi. DDM - A Cache-Only Memory Architecture. IEEE Computer, 25(9):44-54, 1992.
4. J. Handy. The Cache Memory Book. Academic Press, Inc., San Diego, CA, 1993.
5. R. Moore, M. Klang, B. Klauer, and K. Waldschmidt. Combining static partitioning with dynamic distribution of threads. In F. J. Rammig, editor, Distributed and Parallel Embedded Systems, IFIP WG 10.3 / WG 10.5 International Workshop on Distributed and Parallel Embedded Systems (DIPES'98), October 5-6, 1998, Schloß Eringerfeld, Germany, International Federation for Information Processing, pages 85-96. Kluwer Academic Publishers, 1999.
6. R. Moore, B. Klauer, and K. Waldschmidt. Automatic scheduling for Cache Only Memory Architectures. In Third International Conference on Massively Parallel Computing Systems (MPCS '98), Colorado Springs, Colorado, Apr. 1998.
7. R. Moore, B. Klauer, and K. Waldschmidt. A combined virtual shared memory and network which schedules. International Journal of Parallel and Distributed Systems and Networks, 1(2):51-56, 1998.
8. R. Moore, S. Zickenheiner, B. Klauer, F. Henritzi, A. Bleck, and K. Waldschmidt. Neural compiler technology for a parallel architecture. In International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA '96), Sunnyvale, CA, Aug. 1996.
9. R. S. Nikhil. A multithreaded implementation of Id using P-RISC graphs. In Proceedings of the Sixth Annual Workshop on Languages and Compilers for Parallel Computing, pages 390-405, Portland, Oregon, Aug. 1993. Springer Verlag LNCS 768.
10. A. Saulsbury, T. Wilkinson, J. Carter, and A. Landin. An argument for simple COMA. In First IEEE Symposium on High Performance Computer Architecture, pages 276-285, Rayleigh, North Carolina, Jan. 1995.
11. P. Stenström, T. Joe, and A. Gupta. Comparative performance evaluation of cahe-coherent NUMA and COMA architectures. In Proceedings of the 19th Anual International Symposium on Computer Architecture, pages 80-91, Gold Coast, Australia, May 1992.
12. T. Sterling, J. Salmon, D. Becker, and D. F. Savarese. How to Build a Beowulf. MIT Press, May 1999.
13. J. Strohschneider, B. Klauer, S. Zickenheiner, F. Henritzi, and K. Waldschmidt. ADARC - Associative processors and processing. In A. Krikelis and C. C. Weems, editors, Associative Processing and Processors, pages 82-96. IEEE Computer Society Press, 1997.
14. A. Tannenbaum. Computer Networks. Prentice Hall, 3rd edition, 1996.
15. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active messages: a mechanism for integrated communication and computation. In Proc. of the 19th International Symposium on Computer Architecture, Gold Coast, Australia, May 1992. (Also available as Technical Report UCB/CSD 92/675, CS Div., University of California at Berkeley).
16. M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, 1996.