High level pre-synthesis optimization steps using hierarchical conditional dependency graphs

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 1999, Pages 290-294

  Kountouris, Apostolos A ^a   Wolinski, Christophe ^b  

^a Mitsubishi Electric ITE   (France)

^b CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DEPENDENCY GRAPHS; HIGH-LEVEL SYNTHESIS; INTERNAL REPRESENTATION; SYNOPSYS; SYNTHESIS TOOL;

INFORMATION SCIENCE; PROGRAM PROCESSORS; TOOLS;

OPTIMIZATION;

EID: 84889002442     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1999.794483     Document Type: Conference Paper

References (19)

1. V. Chaiyakul, D.D. Gajski, L. Ramachandran, "Minimizing Syntactic Variance with Assignment Decision Diagrams", UCI, Technical Report, ICS-TR-92-34, Apr. 1992
2. D. Gajski, A. Wu, S. Lin, "High Level Synthesis: Introduction to Chip and System Design", Kluwer Academic Publishers, 1992
3. O. Maffeis, B. Cheron, P. Le Guernic, "Transformations du graphe des programmes SIGNAL", INRIA Research Report, RR1574, Jan. 1992
4. M. Belhadj, "Using VHDL for Link to Synthesis Tools", North Atlantic Test Workshop, Jun. 1994
5. A. Kountouris, C. Wolinski, "A Method for the Generation of HDL Code at the RTL level from High-Level Formal Specification Language", in Proceedings of MWSCAS'97, IEEE Computer Society Press, Sacramento CA, Aug. 199
6. "VHDL Compiler", Synopsys on-line documentation
7. "Behavioral Compiler User Guide", Synopsys on-line documentation
8. A. Kountouris "Outils pour la validation temporelle et l'optimisation de programmes synchrones", Ph.D. thesis, Univ. of Rennes I, 1998
9. L. Besnard, "Compilation de SIGNAL: Horloges, Dependances, Environment", Ph.D., Univ. of Rennes I
10. I. Radivojevic, F. Brewer, "Analysis of Conditional Resource Sharing Using a Guard-based Control Representation", Proc. of ICCD'95, pp. 434-439, Oct. 1995
11. I. Radivojevic, F. Brewer, "Incorporating Speculative Execution in Exact Control-Dependent Scheduling", Proc. 31st DAC, pp. 479-484, Jun. 1994
12. T. P. Amagbegnon, "Forme Canonique Arborescente des Horloges de SIGNAL", Ph.D., Univ. of Rennes I, Dec. 1995
13. R. A. Bergamaschi, R. Camposano, M. Payer, "Allocation Algorithms Based on Path Analysis", Integration, The VLSI Journal, vol.13, no.3, p. 283-99, Sept. 1992
14. A. Kountouris, C. Wolinski, "Hierarchical Conditional Dependency Graphs for Conditional Resource Sharing", Proc. Euromicro98, Wasteras, Sweden
15. A. Kountouris, C. Wolinski, "Extensive Conditional Resource Sharing Based on Hierarchical Conditional Dependency Graphs", Pro. VLSI'99 Goa, Janury 99 INDIA
16. A. Kountouris, C. Wolinski, "Combining Speculative Execution and Conditional Resource Sharing to Efficiently Schedule Conditional Behaviors", Proc. ASP-DAC'99 Hong Kong, Jan. 99
17. "POLIS: A Design Environment for Control Dominated Embedded Systems", Polis team, User's manual, Dec. 1996
18. K. Wakabayashi, T. Yoshimura, "A Resource Sharing and Control Synthesis Method for Conditional Branches", Proc. of IEEE ICCAD-89, pp. 62-65, 1989
19. J. Li, R. K. Gupta, "An Algorithm To Determine Mutually Exclusive Operations In Behavioral Descriptions", Euro-DAC'97